Patents by Inventor Nikhil Acharya
Nikhil Acharya has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240105115Abstract: Electronic devices, displays, and methods are provided for operating an electronic display in coexistence with sensors that could be adversely impacted by the operation of the electronic display. An electronic device may include an electronic display and a sensor. The electronic display may display image content by light emission during an emission period and periodically enter a quiet period in which the light emission of the electronic display is turned off. The sensor may perform sensing operations during the quiet period without interference from the operation of the electronic display.Type: ApplicationFiled: September 15, 2023Publication date: March 28, 2024Inventors: Mahdi Farrokh Baroughi, Ce Zhang, Haitao Li, Hari P. Paudel, Hopil Bae, Jeongsup Lee, Nikhil Acharya, Pablo Moreno Galbis, Seung B. Rim, SeyedAli TaheriTari, Shengzhe Jiao, Stanley B. Wang, Sunmin Jang, Xiang Lu, Yaser Azizi, Young Don Bae
-
Publication number: 20240054945Abstract: An electronic display may include a first anode configured to carry a red emission signal, a second anode configured to carry a blue emission signal, a third anode configured to carry a green emission signal, and a micro-driver configured to stagger a timing of the red emission signal, the blue emission signal, and the green emission signal based on an emission clock signal to display image content on the electronic display.Type: ApplicationFiled: August 4, 2023Publication date: February 15, 2024Inventors: Mahdi Farrokh Baroughi, Young Don Bae, Jeongsup Lee, Hari P. Paudel, Sunmin Jang, Shengzhe Jiao, Nikhil Acharya, Yaser Azizi, Ali RostamPisheh, Stanley B. Wang, Haitao Li
-
Publication number: 20240012515Abstract: Touch sensitive display technologies (e.g., integrated touch-display pixel-based systems) are evolving to contain more analog and digital circuits inside the panel itself instead of the traditionally simple thin-film transistors. This improves the display characteristics but makes those circuits more vulnerable to the impact of external ESD strikes, which can degrade the user experience. This disclosure describes a series of circuits and techniques to mitigate the impact of these discharges on front of screen artifacts and potential false touches. These circuits and techniques may include: performing configuration-only panel updates independently of the image refresh rate, improving the in-panel memory circuits to make them resistant to unexpected pin toggles via disabling of a write path in response to a read clock, implementing a pin corruption detector and implementing a supply injection detector.Type: ApplicationFiled: June 20, 2023Publication date: January 11, 2024Inventors: Pablo Moreno Galbis, Xiang Lu, Bin Huang, Ling Zhang, Nikhil Acharya, Derek K. Shaeffer, Stanley B. Wang, Yongjie Jiang, Hopil Bae, Jiayi Jin, Ce Zhang, Young Don Bae, Giovanni Azzellino, Wooseung Yang, Mahdi Farrokh Baroughi, Weijun Yao, Rajesh Velayuthan, Eric A. Hildebrandt, Henry C. Jen
-
Publication number: 20240005848Abstract: An electronic device may include an electronic display including display pixels to display an image based on compensated image data. As image data is written to a pixel in the row of pixels, capacitive coupling at a driver may lead to distortion on the driver. In particular, the capacitive coupling may cause distortion at a storage capacitor, which may lead to current droop at the pixel. The current droop may be reduced or eliminated in each pixel by performing pixel compensation. The pattern of the pixel compensation may be selected such that, over a number of subframes, an average amount of light is the same or similar to what would be emitted had pixel compensation been performed on each pixel in each subframe.Type: ApplicationFiled: June 14, 2023Publication date: January 4, 2024Inventors: Jeongsup Lee, Hasan Akyol, Xiang Lu, Mahdi Farrokh Baroughi, Nikhil Acharya, Haitao Li, Hopil Bae, John T Wetherell, Shengzhe Jiao, Stanley B. Wang, Sunmin Jang, Hari P. Paudel, Eric A. Hildebrandt, Young Don Bae
-
Patent number: 10416242Abstract: A device includes a plurality of high voltage cells (HVC) coupled to a plurality of resistors, and a controller. The plurality of HVC generates an output voltage that is higher than an input voltage to the plurality of HVC. The controller receives a reference voltage and an output voltage from a resistor of the plurality of resistors. The controller generates a signal responsive to a difference between the reference voltage and the output voltage. The controller forms a closed feedback loop with the plurality of HVC and the plurality of resistors. The generated signal is input to the plurality of HVC. A substrate of a resistor of the plurality of resistors is biased to an output of at least one high voltage cell of the plurality of HVC. Output of the at least one high voltage cell is input to another high voltage cell.Type: GrantFiled: September 8, 2017Date of Patent: September 17, 2019Assignee: InvenSense, Inc.Inventors: Stanley Bo-Ting Wang, Nikhil Acharya, Pruthvi Chaudhari
-
Publication number: 20190079137Abstract: A device includes a plurality of high voltage cells (HVC) coupled to a plurality of resistors, and a controller. The plurality of HVC generates an output voltage that is higher than an input voltage to the plurality of HVC. The controller receives a reference voltage and an output voltage from a resistor of the plurality of resistors. The controller generates a signal responsive to a difference between the reference voltage and the output voltage. The controller forms a closed feedback loop with the plurality of HVC and the plurality of resistors. The generated signal is input to the plurality of HVC. A substrate of a resistor of the plurality of resistors is biased to an output of at least one high voltage cell of the plurality of HVC. Output of the at least one high voltage cell is input to another high voltage cell.Type: ApplicationFiled: September 8, 2017Publication date: March 14, 2019Inventors: Stanley Bo-Ting WANG, Nikhil ACHARYA, Pruthvi CHAUDHARI
-
Patent number: 8433018Abstract: A frequency synthesis circuit includes a phase locked loop and an interpolator circuit. The phase locked loop circuit receives a reference clock and a feedback clock and generates an output clock with a frequency based on the reference clock and the feedback clock. An interpolator circuit is coupled in the feedback path of the phase locked loop circuit. An interpolator control circuit generates an interpolator control word that specifies a variable time delay for the interpolator circuit. The interpolator circuit receives the output clock, and generates the feedback clock by introducing a variable time delay in the output clock in accordance with the interpolator control word. The time variable delay varies the frequency of the output circuit. Embodiments for frequency synthesis circuits that include a spread spectrum frequency clock generator, frequency modulators, and a fixed frequency clock generator circuit are disclosed.Type: GrantFiled: May 30, 2008Date of Patent: April 30, 2013Assignee: NetLogic Microsystems, Inc.Inventors: Stefanos Sidiropoulos, Marc Loinaz, R. Sekhar Narayanaswami, Nikhil Acharya, Dean Liu
-
Publication number: 20080260071Abstract: A frequency synthesis circuit includes a phase locked loop and an interpolator circuit. The phase locked loop circuit receives a reference clock and a feedback clock and generates an output clock with a frequency based on the reference clock and the feedback clock. An interpolator circuit is coupled in the feedback path of the phase locked loop circuit. An interpolator control circuit generates an interpolator control word that specifies a variable time delay for the interpolator circuit. The interpolator circuit receives the output clock, and generates the feedback clock by introducing a variable time delay in the output clock in accordance with the interpolator control word. The time variable delay varies the frequency of the output circuit. Embodiments for frequency synthesis circuits that include a spread spectrum frequency clock generator, frequency modulators, and a fixed frequency clock generator circuit are disclosed.Type: ApplicationFiled: May 30, 2008Publication date: October 23, 2008Inventors: Stefanos Sidiropoulos, Marc Loinaz, R. Sekhar Narayanaswami, Nikhil Acharya, Dean Liu
-
Patent number: 7436229Abstract: A frequency synthesis circuit includes a phase locked loop and an interpolator circuit. The phase locked loop circuit receives a reference clock and a feedback clock and generates an output clock with a frequency based on the reference clock and the feedback clock. An interpolator circuit is coupled in the feedback path of the phase locked loop circuit. An interpolator control circuit generates an interpolator control word that specifies a variable time delay for the interpolator circuit. The interpolator circuit receives the output clock, and generates the feedback clock by introducing a variable time delay in the output clock in accordance with the interpolator control word. The time variable delay varies the frequency of the output circuit. Embodiments for frequency synthesis circuits that include a spread spectrum frequency clock generator, frequency modulators, and a fixed frequency clock generator circuit are disclosed.Type: GrantFiled: September 26, 2007Date of Patent: October 14, 2008Assignee: Net Logic Microsystems, Inc.Inventors: Stefanos Sidiropoulos, Marc Loinaz, R. Shekhar Narayanaswami, Nikhil Acharya, Dean Liu
-
Patent number: 7432750Abstract: A frequency synthesis circuit includes a phase locked loop and an interpolator circuit. The phase locked loop circuit receives a reference clock and a feedback clock and generates an output clock with a frequency based on the reference clock and the feedback clock. An interpolator circuit is coupled in the feedback path of the phase locked loop circuit. An interpolator control circuit generates an interpolator control word that specifies a variable time delay for the interpolator circuit. The interpolator circuit receives the output clock, and generates the feedback clock by introducing a variable time delay in the output clock in accordance with the interpolator control word. The time variable delay varies the frequency of the output circuit. Embodiments for frequency synthesis circuits that include a spread spectrum frequency clock generator, frequency modulators, and a fixed frequency clock generator circuit are disclosed.Type: GrantFiled: December 7, 2005Date of Patent: October 7, 2008Assignee: NetLogic Microsystems, Inc.Inventors: Stefanos Sidiropoulos, Marc Loinaz, R. Shekhar Narayanaswami, Nikhil Acharya, Dean Liu
-
Publication number: 20080048734Abstract: A frequency synthesis circuit includes a phase locked loop and an interpolator circuit. The phase locked loop circuit receives a reference clock and a feedback clock and generates an output clock with a frequency based on the reference clock and the feedback clock. An interpolator circuit is coupled in the feedback path of the phase locked loop circuit. An interpolator control circuit generates an interpolator control word that specifies a variable time delay for the interpolator circuit. The interpolator circuit receives the output clock, and generates the feedback clock by introducing a variable time delay in the output clock in accordance with the interpolator control word. The time variable delay varies the frequency of the output circuit. Embodiments for frequency synthesis circuits that include a spread spectrum frequency clock generator, frequency modulators, and a fixed frequency clock generator circuit are disclosed.Type: ApplicationFiled: September 26, 2007Publication date: February 28, 2008Inventors: Stefanos Sidiropoulos, Marc Loinaz, R. Narayanaswami, Nikhil Acharya, Dean Liu
-
Patent number: 7323916Abstract: A frequency synthesis circuit includes a phase locked loop and an interpolator circuit. The phase locked loop circuit receives a reference clock and a feedback clock and generates an output clock with a frequency based on the reference clock and the feedback clock. An interpolator circuit is coupled in the feedback path of the phase locked loop circuit. An interpolator control circuit generates an interpolator control word that specifies a variable time delay for the interpolator circuit. The interpolator circuit receives the output clock, and generates the feedback clock by introducing a variable time delay in the output clock in accordance with the interpolator control word. The time variable delay varies the frequency of the output circuit. Embodiments for frequency synthesis circuits that include a spread spectrum frequency clock generator, frequency modulators, and a fixed frequency clock generator circuit are disclosed.Type: GrantFiled: December 29, 2005Date of Patent: January 29, 2008Assignee: NetLogic Microsystems, Inc.Inventors: Stefanos Sidiropoulos, Marc Loinaz, R. Shekhar Narayanaswami, Nikhil Acharya, Dean Liu