Patents by Inventor Nils Endric Schubert
Nils Endric Schubert has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230388251Abstract: Tightly-coupled, loosely connected distributed systems can be implemented more energy efficient and optimized for computational overhead via multi-protocol heterogeneous packet-based transport. When receiving a plurality of packets from a root complex where contents of each packet from the plurality of packets organized in accordance with a first protocol, a sequence number is added to each packet and a packet type is identified. Every packet in the first plurality of packets is encapsulated into at least one packet organized in accordance with a second protocol to form a second plurality of packets organized in accordance with the second protocol. All the packets from the second plurality of packets can be handled via Direct Memory Access. A write-only communication scheme can be implemented using doorbell and command registers for more efficient data reading and writing in distributed systems.Type: ApplicationFiled: May 18, 2023Publication date: November 30, 2023Inventors: Nils Endric Schubert, David Epping, Andreas Braun, Ulrich Langenbach
-
Patent number: 11695708Abstract: Deterministic real-time multi-protocol heterogeneous packet-based transport is achieved by traffic shaping. When receiving a plurality of packets from a root complex where contents of each packet from the plurality of packets organized in accordance with a first protocol, a sequence number is added to each packet and a packet type is identified. Every packet in the first plurality of packets is encapsulated into at least one packet organized in accordance with a second protocol to form a second plurality of packets organized in accordance with the second protocol. All the packets from the second plurality of packets pass traffic scheduling or traffic shaping prior being sent via a plurality of connections to avoid burstiness and to achieve bounded transport latency in the plurality of connections, thereby providing deterministic real-time behavior in distributed systems.Type: GrantFiled: May 13, 2022Date of Patent: July 4, 2023Assignee: Missing Link Electronics, Inc.Inventors: Nils Endric Schubert, David Epping, Andreas Braun, Ulrich Langenbach
-
Publication number: 20220311715Abstract: Deterministic real-time multi-protocol heterogeneous packet-based transport is achieved by traffic shaping. When receiving a plurality of packets from a root complex where contents of each packet from the plurality of packets organized in accordance with a first protocol, a sequence number is added to each packet and a packet type is identified. Every packet in the first plurality of packets is encapsulated into at least one packet organized in accordance with a second protocol to form a second plurality of packets organized in accordance with the second protocol. All the packets from the second plurality of packets pass traffic scheduling or traffic shaping prior being sent via a plurality of connections to avoid burstiness and to achieve bounded transport latency in the plurality of connections, thereby providing deterministic real-time behavior in distributed systems.Type: ApplicationFiled: May 13, 2022Publication date: September 29, 2022Inventors: Nils Endric Schubert, David Epping, Andreas Braun, Ulrich Langenbach
-
Patent number: 11356388Abstract: Deadlocks in a multi-protocol heterogeneous packet-based transport system are avoided while maintaining real-time aspects. When receiving a plurality of packets from a root complex where contents of each packet from the plurality of packets organized in accordance with a first protocol, a sequence number is added to each packet and a packet type is identified. Every packet in the first plurality of packets is encapsulated into at least one packet organized in accordance with a second protocol to form a second plurality of packets organized in accordance with the second protocol. All the packets from the second plurality of packets are sent via a plurality of connections so that each connection from the plurality of connections only transports packets from the second plurality of packets that encapsulate packets from the first plurality that have a same packet type.Type: GrantFiled: September 11, 2020Date of Patent: June 7, 2022Assignee: Missing Link Electronics, Inc.Inventors: Nils Endric Schubert, David Epping, Andreas Braun, Ulrich Langenblach
-
Publication number: 20200412669Abstract: Deadlocks in a multi-protocol heterogeneous packet-based transport system are avoided while maintaining real-time aspects. When receiving a plurality of packets from a root complex where contents of each packet from the plurality of packets organized in accordance with a first protocol, a sequence number is added to each packet and a packet type is identified. Every packet in the first plurality of packets is encapsulated into at least one packet organized in accordance with a second protocol to form a second plurality of packets organized in accordance with the second protocol. All the packets from the second plurality of packets are sent via a plurality of connections so that each connection from the plurality of connections only transports packets from the second plurality of packets that encapsulate packets from the first plurality that have a same packet type.Type: ApplicationFiled: September 11, 2020Publication date: December 31, 2020Inventors: Nils Endric Schubert, David Epping, Andreas Braun, Ulrich Langenblach
-
Patent number: 10848442Abstract: For secure transport, when receiving a plurality of packets from a root complex where contents of each packet from the plurality of packets organized in accordance with a first protocol, a sequence number is added to each packet and a packet type is identified. Every packet in the first plurality of packets is encrypted and encapsulated into at least one packet organized in accordance with a second protocol to form a second plurality of packets organized in accordance with the second protocol. All the packets from the second plurality of packets are sent via a plurality of connections so that each connection from the plurality of connections only transports packets from the second plurality of packets that encapsulate packets from the first plurality that have a same packet type.Type: GrantFiled: June 3, 2020Date of Patent: November 24, 2020Assignee: Missing Link Electronics, Inc.Inventors: Nils Endric Schubert, David Epping, Andreas Braun, Ulrich Langenblach
-
Publication number: 20200296058Abstract: For secure transport, when receiving a plurality of packets from a root complex where contents of each packet from the plurality of packets organized in accordance with a first protocol, a sequence number is added to each packet and a packet type is identified. Every packet in the first plurality of packets is encrypted and encapsulated into at least one packet organized in accordance with a second protocol to form a second plurality of packets organized in accordance with the second protocol. All the packets from the second plurality of packets are sent via a plurality of connections so that each connection from the plurality of connections only transports packets from the second plurality of packets that encapsulate packets from the first plurality that have a same packet type.Type: ApplicationFiled: June 3, 2020Publication date: September 17, 2020Inventors: Nils Endric Schubert, David Epping, Andreas Braun, Ulrich Langenblach
-
Patent number: 10708199Abstract: Deadlocks in a heterogeneous packet-based transport system are avoided. When receiving a plurality of packets from a root complex where contents of each packet from the plurality of packets organized in accordance with a first protocol, a sequence number is added to each packet and a packet type is identified. Every packet in the first plurality of packets is encapsulated into at least one packet organized in accordance with a second protocol to form a second plurality of packets organized in accordance with the second protocol. All the packets from the second plurality of packets are sent via a plurality of connections so that each connection from the plurality of connections only transports packets from the second plurality of packets that encapsulate packets from the first plurality that have a same packet type.Type: GrantFiled: August 6, 2018Date of Patent: July 7, 2020Assignee: Missing Link Electronics, Inc.Inventors: Nils Endric Schubert, David Epping, Andreas Braun, Ulrich Langenbach
-
Patent number: 10509880Abstract: Configuration information is generated for a configurable mixed-signal system. Analog requirements for operating the configurable mixed-signal system are gathered. A simulation model of a delta-sigma modulator is received. A simulation based on the simulation model of the delta-sigma modulator is performed to obtain parameter settings for the delta-sigma modulator. The obtained parameter settings are used to build at least a portion of a description of the configurable mixed-signal system. The description of the configurable mixed signal system is synchronized to receive configuration information.Type: GrantFiled: August 16, 2013Date of Patent: December 17, 2019Assignee: Missing Link Electronics, Inc.Inventors: Nils Endric Schubert, Johannes Brock, Christian Grumbein
-
Publication number: 20190058675Abstract: Deadlocks in a heterogeneous packet-based transport system are avoided. When receiving a plurality of packets from a root complex where contents of each packet from the plurality of packets organized in accordance with a first protocol, a sequence number is added to each packet and a packet type is identified. Every packet in the first plurality of packets is encapsulated into at least one packet organized in accordance with a second protocol to form a second plurality of packets organized in accordance with the second protocol. All the packets from the second plurality of packets are sent via a plurality of connections so that each connection from the plurality of connections only transports packets from the second plurality of packets that encapsulate packets from the first plurality that have a same packet type.Type: ApplicationFiled: August 6, 2018Publication date: February 21, 2019Inventors: Nils Endric Schubert, David Epping, Andreas Braun, Ulrich Langenbach
-
Patent number: 10140049Abstract: Within a partitioned system, a first system partition operates in a safety domain in which predictable operation of the first system partition is necessary to protect the system or operators of the system from harm. A second system partition operates in a user domain in which information supplied by the second system partition is not sufficiently reliable to be used by the first system partition within the safety domain. A mediator controller is connected between the first system partition and the second system partition. The mediator controller receives the information supplied by the first system partition. The mediator controller monitors and supervises use of the information by the second system partition in order maintain requirements of the safety domain to protect the system or operators of the system from harm.Type: GrantFiled: February 23, 2013Date of Patent: November 27, 2018Assignee: Missing Link Electronics, Inc.Inventors: Nils Endric Schubert, Felix Eckstein
-
Patent number: 9209828Abstract: An electronic system includes a configurable processing device. The configurable processing device includes a processor that performs digital processing, a first input that receives digital signal, a first output that sends digital signal and a converter that converts between analog and digital signals. The converter includes a delta-sigma modulator.Type: GrantFiled: August 16, 2013Date of Patent: December 8, 2015Assignee: Missing Link Electronics, Inc.Inventors: Nils Endric Schubert, Johannes Brock, Christian Grumbein
-
Publication number: 20150234960Abstract: Configuration information is generated for a configurable mixed-signal system. Analog requirements for operating the configurable mixed-signal system are gathered. A simulation model of a delta-sigma modulator is received. A simulation based on the simulation model of the delta-sigma modulator is performed to obtain parameter settings for the delta-sigma modulator. The obtained parameter settings are used to build at least a portion of a description of the configurable mixed-signal system. The description of the configurable mixed signal system is synchronized to receive configuration information.Type: ApplicationFiled: August 16, 2013Publication date: August 20, 2015Inventors: Nils Endric Schubert, Johannes Brock, Christian Grumbein
-
Publication number: 20150180503Abstract: An electronic system includes a configurable processing device. The configurable processing device includes a processor that performs digital processing, a first input that receives digital signal, a first output that sends digital signal and a converter that converts between analog and digital signals. The converter includes a delta-sigma modulator.Type: ApplicationFiled: August 16, 2013Publication date: June 25, 2015Inventors: Nils Endric Schubert, Johannes Brock, Christian Grumbein
-
Publication number: 20140380001Abstract: Within a partitioned system, a first system partition operates in a safety domain in which predictable operation of the first system partition is necessary to protect the system or operators of the system from harm. A second system partition operates in a user domain in which information supplied by the second system partition is not sufficiently reliable to be used by the first system partition within the safety domain. A mediator controller is connected between the first system partition and the second system partition. The mediator controller receives the information supplied by the first system partition. The mediator controller monitors and supervises use of the information by the second system partition in order maintain requirements of the safety domain to protect the system or operators of the system from harm.Type: ApplicationFiled: February 23, 2013Publication date: December 25, 2014Applicant: MISSING LINK ELECTRONICS, INC.Inventors: Nils Endric Schubert, Felix Eckstein
-
Patent number: 8099271Abstract: Techniques and systems for analysis, diagnosis and debugging fabricated hardware designs at a Hardware Description Language (HDL) level are described. In particular, the techniques and systems relate to design instrumentation circuitry that facilitates the analysis, diagnosis and debugging of the hardware designs. A HDL design instrumentation circuitry embedded within an electronic system comprises one or more probe circuits to allow storage of signal values of the electronic system upon predetermined events, one or more breakpoint registers to specify the predetermined events, and one or more trigger processing units to control the storage of signal values upon the detection of the predetermined events by the breaking registers. The present design instrumentation circuitry permits monitoring the electronic system at speed, facilitating the analysis diagnosis and debugging by giving detailed and accurate information about the operation of the electronic system.Type: GrantFiled: December 30, 2004Date of Patent: January 17, 2012Assignee: Synopsys, Inc.Inventors: Nils Endric Schubert, John Mark Beardslee, Douglas L. Perry
-
Patent number: 7836416Abstract: Techniques and systems for analysis, diagnosis and debugging fabricated hardware designs at a Hardware Description Language (HDL) level are described. Although the hardware designs (which were designed in HDL) have been fabricated in integrated circuit products with limited input/output pins, the techniques and systems enable the hardware designs within the integrated circuit products to be analyzed, diagnosed, and debugged at the HDL level at speed. The ability to debug hardware designs at the HDL level facilitates correction or adjustment of the HDL description of the hardware designs. Moreover, various embodiments related to HDL code coverage are described.Type: GrantFiled: April 13, 2007Date of Patent: November 16, 2010Assignee: Synopsys, Inc.Inventors: Nils Endric Schubert, John Mark Beardslee, Gernot Heinrich Koch, Ewald John Detjens
-
Patent number: 7827510Abstract: Techniques and systems for analysis, diagnosis and debugging fabricated hardware designs at a Hardware Description Language (HDL) level are described. Although the hardware designs (which were designed in HDL) have been fabricated in integrated circuit products with limited input/output pins, the techniques and systems enable the hardware designs within the integrated circuit products to be comprehensively analyzed, diagnosed, and debugged at the HDL level at speed. The ability to debug hardware designs at the HDL level facilitates correction or adjustment of the HDL description of the hardware designs.Type: GrantFiled: May 31, 2007Date of Patent: November 2, 2010Assignee: Synopsys, Inc.Inventors: Nils Endric Schubert, Kenneth S. McElvain, John Mark Beardslee, Mario Larouche
-
Patent number: 7506286Abstract: Techniques and systems for debugging an electronic system having instrumentation circuitry included therein are disclosed. The techniques and systems facilitate analysis, diagnosis and debugging fabricated hardware designs at a Hardware Description Language (HDL) level. Although the hardware designs (which were designed in HDL) have been fabricated in integrated circuit products with limited input/output pins, the invention enables the hardware designs within the integrated circuit products to be comprehensively analyzed, diagnosed, and debugged at the HDL level at speed. The ability to debug hardware designs at the HDL level facilitates correction or adjustment of the HDL description of the hardware designs.Type: GrantFiled: May 2, 2006Date of Patent: March 17, 2009Assignee: Synopsys, Inc.Inventors: John Mark Beardslee, Nils Endric Schubert, Douglas L. Perry
-
Patent number: 7356786Abstract: Techniques and systems for analysis, diagnosis and debugging fabricated hardware designs at a Hardware Description Language (HDL) level are described. Although the hardware designs (which were designed in HDL) have been fabricated in integrated circuit products with limited input/output pins, the techniques and systems enable the hardware designs within the integrated circuit products to be comprehensively analyzed, diagnosed, and debugged at the HDL level at speed. The ability to debug hardware designs at the HDL level facilitates correction or adjustment of the HDL description of the hardware designs.Type: GrantFiled: August 9, 2004Date of Patent: April 8, 2008Assignee: Synplicity, Inc.Inventors: Nils Endric Schubert, John Mark Beardslee, Gernot Heinrich Koch, Olaf Poeppe