Patents by Inventor Ninh On
Ninh On has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8032817Abstract: Error detection and error location determination circuitry is provided for detecting and locating soft errors in random-access-memory arrays on programmable integrated circuits. The random-access-memory arrays contain rows and columns of random-access-memory cells. Some of the cells are loaded with configuration data and produce static output signals that are used to program associated regions of programmable logic. Cyclic redundancy check error correction check bits are computed for each column of each array. The error correction check bits are stored in corresponding columns of cells in the array. During normal operation of an integrated circuit in a system, the cells are subject to soft errors caused by background radiation strikes. The error detection and error location determination circuitry contains linear feedback shift register circuitry that processes columns of array data. The circuitry continuously processes the data to identify the row and column location of each error.Type: GrantFiled: October 29, 2009Date of Patent: October 4, 2011Assignee: Altera CorporationInventor: Ninh D. Ngo
-
Publication number: 20110138240Abstract: Error detection circuitry is provided on a programmable logic resource. Programmable logic resource configuration data is loaded into a cyclic redundancy check (CRC) module where a checksum calculation may be performed. In one embodiment, the checksum may be compared to an expected value, which is a precomputed checksum on data prior to being programmed into or while data is being programmed into a programmable logic resource. In another embodiment, the expected value may be included in the checksum calculation. An output indicating whether an error is detected may be generated depending on the relationship between the checksum and the expected value, or on the value of the checksum. This output may be sent to an output pin that is accessible by user logic.Type: ApplicationFiled: February 10, 2011Publication date: June 9, 2011Applicant: ALTERA CORPORATIONInventors: Ninh D. Ngo, Andy L. Lee, Kerry Veenstra
-
Patent number: 7907460Abstract: Error detection circuitry is provided on a programmable logic resource. Programmable logic resource configuration data is loaded into a cyclic redundancy check (CRC) module where a checksum calculation may be performed. In one embodiment, the checksum may be compared to an expected value, which is a precomputed checksum on data prior to being programmed into or while data is being programmed into a programmable logic resource. In another embodiment, the expected value may be included in the checksum calculation. An output indicating whether an error is detected may be generated depending on the relationship between the checksum and the expected value, or on the value of the checksum. This output may be sent to an output pin that is accessible by user logic.Type: GrantFiled: July 15, 2009Date of Patent: March 15, 2011Assignee: Altera CorporationInventors: Ninh D. Ngo, Andy L. Lee, Kerry Veenstra
-
Patent number: 7844886Abstract: Error detection and error location determination circuitry is provided for detecting and locating soft errors in random-access-memory arrays on programmable integrated circuits. The random-access-memory arrays contain rows and columns of random-access-memory cells. Some of the cells are loaded with configuration data and produce static output signals that are used to program associated regions of programmable logic. Cyclic redundancy check error correction check bits are computed for each column of an array. The cyclic redundancy check error correction check bits are stored in corresponding columns of cells in the array. During normal operation of an integrated circuit in a system, the cells are subject to soft errors caused by background radiation strikes. The error detection and error location determination circuitry uses parallel processing to continuously monitor the data to identify the row and column location of each error.Type: GrantFiled: May 16, 2006Date of Patent: November 30, 2010Assignee: Altera CorporationInventor: Ninh D. Ngo
-
Publication number: 20100253850Abstract: A video presentation system including a single physical computing device, a video capture device in communication with the physical computing device; and a computer readable medium readable by the physical computing device and including a video capture code segment for reading a video signal comprising a first plurality of pixels from the video capture device and storing the first set of pixels a buffer, an desktop capture code segment for capturing a content of a desktop of physical computing device and storing the content of the desktop in a buffer, and a chroma key code segment for setting a color value for a pixel in a buffer equal based on the color information of another pixel in another buffer.Type: ApplicationFiled: April 3, 2009Publication date: October 7, 2010Applicant: EJ4, LLCInventors: Daniel Stephen Cooper, Kenneth Carlton Cooper, Paul Martin Russell, Michael Wayne Imhoff, John Joseph Lawless, Alexandru Mihail Itu, Them Dac Ninh
-
Patent number: 7804825Abstract: A cross-connect switching system includes a plurality of three stage switching arrays and an expansion switching array, wherein a second stage of each of the three stage switching arrays includes an expansion section comprising switches which facilitate interconnection of each three stage array to the expansion switching array. In one embodiment, the expansion switching array includes a plurality of square arrays, each having Q inputs and Q outputs and wherein the second stages of the three stage arrays each include 1 . . . M+1 . . . M+p vertical stages which connect to the square āDā arrays of the central expansion switching array.Type: GrantFiled: December 4, 2007Date of Patent: September 28, 2010Inventors: Kevin Wilson, Ninh Nguyen
-
Publication number: 20100209517Abstract: The present invention provides a method for eliciting an onset hastened analgesic and anti-inflammatory response and combating nausea in acute migraine attacks. This method comprises administering a pharmaceutical composition comprising more than one active ingredient, wherein said more than one active ingredient consist essentially of: (i) domperidone or an analogue thereof in an amount sufficient to hasten the onset of the analgesic and anti-inflammatory response and to combat nausea in an acute migraine attack, and (ii) a NSAID, a pharmaceutically acceptable salt thereof or a pure (?) or pure (+) optical isomeric form thereof in an analgesically and anti-inflammatory effective amount, wherein said NSAID is selected from the group consisting of proprionic acid derivatives, acetic acid derivatives, fenamic acid derivatives, biphenylcarboxylic acid derivatives and oxicams.Type: ApplicationFiled: February 16, 2010Publication date: August 19, 2010Applicant: The Boots CompanyInventor: Ninh ON
-
Patent number: 7702978Abstract: Circuits, methods, and apparatus that detect whether a soft error that occurs in stored configuration data is a false positive that can be ignored such that reloading configuration data or other remedial measures are not unnecessarily performed. One example provides an integrated circuit including an error detection circuit and a sensitivity processor. The error detection circuit detects the presence of errors. The sensitivity processor determines whether a detected error can be ignored, or whether remedial action, such as providing an error flag, reconfiguring the device, or correcting the error, should be commenced. The sensitivity processor may make this determination based on whether the error occurred in a memory cell that configures unused circuitry. The sensitivity processor may make use of an error log to track known errors that may be ignored, so that this determination does not need to be done each time the configuration data is checked.Type: GrantFiled: April 18, 2007Date of Patent: April 20, 2010Assignee: Altera CorporationInventors: David Lewis, Ninh D. Ngo, Andy L. Lee, Joseph Huang
-
Publication number: 20100070830Abstract: Error detection and error location determination circuitry is provided for detecting and locating soft errors in random-access-memory arrays on programmable integrated circuits. The random-access-memory arrays contain rows and columns of random-access-memory cells. Some of the cells are loaded with configuration data and produce static output signals that are used to program associated regions of programmable logic. Cyclic redundancy check error correction check bits are computed for each column of each array. The error correction check bits are stored in corresponding columns of cells in the array. During normal operation of an integrated circuit in a system, the cells are subject to soft errors caused by background radiation strikes. The error detection and error location determination circuitry contains linear feedback shift register circuitry that processes columns of array data. The circuitry continuously processes the data to identify the row and column location of each error.Type: ApplicationFiled: October 29, 2009Publication date: March 18, 2010Inventor: Ninh D. Ngo
-
Patent number: 7634713Abstract: Error detection and error location determination circuitry is provided for detecting and locating soft errors in random-access-memory arrays on programmable integrated circuits. The random-access-memory arrays contain rows and columns of random-access-memory cells. Some of the cells are loaded with configuration data and produce static output signals that are used to program associated regions of programmable logic. Cyclic redundancy check error correction check bits are computed for each column of each array. The error correction check bits are stored in corresponding columns of cells in the array. During normal operation of an integrated circuit in a system, the cells are subject to soft errors caused by background radiation strikes. The error detection and error location determination circuitry contains linear feedback shift register circuitry that processes columns of array data. The circuitry continuously processes the data to identify the row and column location of each error.Type: GrantFiled: May 16, 2006Date of Patent: December 15, 2009Assignee: Altera CorporationInventor: Ninh D. Ngo
-
Publication number: 20090282306Abstract: Error detection circuitry is provided on a programmable logic resource. Programmable logic resource configuration data is loaded into a cyclic redundancy check (CRC) module where a checksum calculation may be performed. In one embodiment, the checksum may be compared to an expected value, which is a precomputed checksum on data prior to being programmed into or while data is being programmed into a programmable logic resource. In another embodiment, the expected value may be included in the checksum calculation. An output indicating whether an error is detected may be generated depending on the relationship between the checksum and the expected value, or on the value of the checksum. This output may be sent to an output pin that is accessible by user logic.Type: ApplicationFiled: July 15, 2009Publication date: November 12, 2009Applicant: Altera CorporationInventors: Ninh D. Ngo, Andy L. Lee, Kerry Veenstra
-
Patent number: 7602255Abstract: A feedback loop, such as a phase-locked loop, on an integrated circuit has a detector, a charge pump, and a loop filter. The charge pump adjusts its output current in response to variations in a process of the integrated circuit to reduce variations in the loop bandwidth. The charge pump also adjusts its output current in response to variations in a resistance of a resistor in the loop filter to reduce variations in the loop bandwidth. The charge pump can also adjust its output current in response to variations in a temperature of the integrated circuit to reduce variations in the loop bandwidth. A delay-locked loop on an integrated circuit has a phase detector and a charge pump. The charge pump adjusts its output current in response to variations in the temperature and the process of the integrated circuit to reduce changes in the loop bandwidth.Type: GrantFiled: September 25, 2007Date of Patent: October 13, 2009Assignee: Altera CorporationInventors: Kang-Wei Lai, Ninh D. Ngo, Kazi Asaduzzaman, Mian Z. Smith, Wanli Chang, Tim Tri Hoang
-
Publication number: 20090239471Abstract: A radio frequency (RF) front-end configured to share transmissions and receptions of Bluetooth signals and WLAN signals. In an exemplary embodiment, the RF front-end comprises a first path coupled between an antenna and a transceiver dedicated to transmissions of the WLAN signals; a second path coupled between the antenna and the transceiver dedicated to simultaneous receptions of the Bluetooth signals and the WLAN signals; and a third path coupled between the antenna and the transceiver. The third path may be dedicated to transmissions only of the Bluetooth signals when a WLAN link is active; and transmissions and receptions of the Bluetooth signals when the WLAN link is active and in a power save state, and when the WLAN link is inactive.Type: ApplicationFiled: March 17, 2009Publication date: September 24, 2009Inventors: Ninh Tran, Timothy Li, Gladys Yuen Yan Wong, George Lee, Todd Tokubo, Ken Yeung, Ronak Anjan Chokshi
-
Patent number: 7577055Abstract: Error detection circuitry is provided on a programmable logic resource. Programmable logic resource configuration data is loaded into a cyclic redundancy check (CRC) module where a checksum calculation may be performed. In one embodiment, the checksum may be compared to an expected value, which is a precomputed checksum on data prior to being programmed into or while data is being programmed into a programmable logic resource. In another embodiment, the expected value may be included in the checksum calculation. An output indicating whether an error is detected may be generated depending on the relationship between the checksum and the expected value, or on the value of the checksum. This output may be sent to an output pin that is accessible by user logic.Type: GrantFiled: October 31, 2007Date of Patent: August 18, 2009Assignee: Altera CorporationInventors: Ninh D. Ngo, Andy L. Lee, Kerry Veenstra
-
Publication number: 20090092711Abstract: An instant beverage product includes a disposable cup, a soluble ingredient disposed in a bottom portion of the disposable cup, and a sealing layer sealed at an inner surface of the disposable cup at the bottom portion thereof to seal and enclose the soluble ingredient in said disposable cup, wherein the sealing layer is removed from said disposable cup for a predetermined volume of water being added into the disposable cup to mix with the soluble ingredient to form an instant beverage. The instant beverage product is adapted to be stacked up with another instant beverage product when the bottom portion of said disposable cup is placed in the upper portion of another disposable cup through the top opening thereof to minimize a space for packing two or more the instant beverage products together.Type: ApplicationFiled: October 8, 2007Publication date: April 9, 2009Inventors: Andy Ninh, Hai Quach
-
Publication number: 20080151910Abstract: A cross-connect switching system includes a plurality of three stage switching arrays and an expansion switching array, wherein a second stage of each of the three stage switching arrays includes an expansion section comprising switches which facilitate interconnection of each three stage array to the expansion switching array. In one embodiment, the expansion switching array includes a plurality of square arrays, each having Q inputs and Q outputs and wherein the second stages of the three stage arrays each include 1 . . . M+1 . . . M+p vertical stages which connect to the square āDā arrays of the central expansion switching array.Type: ApplicationFiled: December 4, 2007Publication date: June 26, 2008Inventors: Kevin Wilson, Ninh Nguyen
-
Publication number: 20080143473Abstract: Software is employed to create an array of switch identifiers based on a known switching system architecture. A switch identifier array is preferably determined and stored in the system as part of the system manufacturing process prior to deployment of the system at an end user site. A relatively straight forward indexing operation may then be used to determine those sets of switches which are available to establish a desired interconnection, greatly simplifying selection of appropriate switches to create a desired path during real time operation of a deployed system.Type: ApplicationFiled: December 4, 2007Publication date: June 19, 2008Inventors: Kevin Wilson, Ninh Nguyen
-
Publication number: 20080052569Abstract: Error detection circuitry is provided on a programmable logic resource. Programmable logic resource configuration data is loaded into a cyclic redundancy check (CRC) module where a checksum calculation may be performed. In one embodiment, the checksum may be compared to an expected value, which is a precomputed checksum on data prior to being programmed into or while data is being programmed into a programmable logic resource. In another embodiment, the expected value may be included in the checksum calculation. An output indicating whether an error is detected may be generated depending on the relationship between the checksum and the expected value, or on the value of the checksum. This output may be sent to an output pin that is accessible by user logic.Type: ApplicationFiled: October 31, 2007Publication date: February 28, 2008Applicant: ALTERA CORPORATIONInventors: Ninh Ngo, Andy Lee, Kerry Veenstra
-
Publication number: 20080037583Abstract: Disclosed herein are systems and methods for applying unified management policies to monitor, store, search and otherwise manage electronic communications, no matter what format those electronic communications take. Such unified management policy or policies are based on an integrated true identity of a user, typically a person. In one embodiment, a policy implementation module for managing electronic communications transmitted across a communications network in multiple communication formats is provided. The module comprises a message filtering process configured to uniformly filter electronic communications transmitted in the multiple communication formats and that are determined to be associated with a true identity of user employing the multiple communication formats.Type: ApplicationFiled: March 20, 2007Publication date: February 14, 2008Applicant: POSTINI, INC.Inventors: Adam S. Dawes, Scott M. Petry, Peter K. Lund, Donald R. Woods, Joseph J. Green, Roderick J. McChesney, Ninh C. Mai
-
Patent number: 7310757Abstract: Error detection circuitry is provided on a programmable logic resource. Programmable logic resource configuration data is loaded into a cyclic redundancy check (CRC) module where a checksum calculation may be performed. In one embodiment, the checksum may be compared to an expected value, which is a precomputed checksum on data prior to being programmed into or while data is being programmed into a programmable logic resource. In another embodiment, the expected value may be included in the checksum calculation. An output indicating whether an error is detected may be generated depending on the relationship between the checksum and the expected value, or on the value of the checksum. This output may be sent to an output pin that is accessible by user logic.Type: GrantFiled: October 10, 2002Date of Patent: December 18, 2007Assignee: Altera CorporationInventors: Ninh D. Ngo, Andy L. Lee, Kerry Veenstra