Patents by Inventor Noboru Okuzono
Noboru Okuzono has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20170270876Abstract: An input buffer chooses, in accordance with first control clocks, to output an input data signal or output a high-impedance signal. A master flip-flop chooses, in accordance with second control clocks, to output a data signal received from the input buffer or retain a currently output data signal. A master-slave switch chooses, in accordance with the second control clocks, to output a high-impedance signal or output a data signal received from the master flip-flop. A slave flip-flop chooses, in accordance with the second control clocks, to retain a currently output data signal or output a data signal received from the master-slave switch. A clock buffer inputs the second control clocks, and generates and outputs the first control clocks.Type: ApplicationFiled: June 7, 2017Publication date: September 21, 2017Inventors: Masanao YOKOYAMA, Noboru OKUZONO
-
Patent number: 9711097Abstract: An input buffer chooses, in accordance with first control clocks, to output an input data signal or output a high-impedance signal. A master flip-flop chooses, in accordance with second control clocks, to output a data signal received from the input buffer or retain a currently output data signal. A master-slave switch chooses, in accordance with the second control clocks, to output a high-impedance signal or output a data signal received from the master flip-flop. A slave flip-flop chooses, in accordance with the second control clocks, to retain a currently output data signal or output a data signal received from the master-slave switch. A clock buffer inputs the second control clocks, and generates and outputs the first control clocks.Type: GrantFiled: February 9, 2015Date of Patent: July 18, 2017Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Masanao Yokoyama, Noboru Okuzono
-
Publication number: 20150154924Abstract: An input buffer chooses, in accordance with first control clocks, to output an input data signal or output a high-impedance signal. A master flip-flop chooses, in accordance with second control clocks, to output a data signal received from the input buffer or retain a currently output data signal. A master-slave switch chooses, in accordance with the second control clocks, to output a high-impedance signal or output a data signal received from the master flip-flop. A slave flip-flop chooses, in accordance with the second control clocks, to retain a currently output data signal or output a data signal received from the master-slave switch. A clock buffer inputs the second control clocks, and generates and outputs the first control clocks.Type: ApplicationFiled: February 9, 2015Publication date: June 4, 2015Inventors: Masanao YOKOYAMA, Noboru OKUZONO
-
Patent number: 8988124Abstract: An input buffer chooses, in accordance with first control clocks, to output an input data signal or output a high-impedance signal. A master flip-flop chooses, in accordance with second control clocks, to output a data signal received from the input buffer or retain a currently output data signal. A master-slave switch chooses, in accordance with the second control clocks, to output a high-impedance signal or output a data signal received from the master flip-flop. A slave flip-flop chooses, in accordance with the second control clocks, to retain a currently output data signal or output a data signal received from the master-slave switch. A clock buffer inputs the second control clocks, and generates and outputs the first control clocks.Type: GrantFiled: November 9, 2011Date of Patent: March 24, 2015Assignee: Renesas Electronics CorporationInventors: Masanao Yokoyama, Noboru Okuzono
-
Publication number: 20120133407Abstract: An input buffer chooses, in accordance with first control clocks, to output an input data signal or output a high-impedance signal. A master flip-flop chooses, in accordance with second control clocks, to output a data signal received from the input buffer or retain a currently output data signal. A master-slave switch chooses, in accordance with the second control clocks, to output a high-impedance signal or output a data signal received from the master flip-flop. A slave flip-flop chooses, in accordance with the second control clocks, to retain a currently output data signal or output a data signal received from the master-slave switch. A clock buffer inputs the second control clocks, and generates and outputs the first control clocks.Type: ApplicationFiled: November 9, 2011Publication date: May 31, 2012Applicant: Renesas Electronics CorporationInventors: Masanao YOKOYAMA, Noboru OKUZONO
-
Patent number: 7859268Abstract: A test signal is supplied to a test switch provided between a D/A converter for selecting and outputting a gray scale voltage of the driving circuit and an amplifier for amplifying and supplying an output voltage at the D/A converter to set a test mode, and an output voltage of the D/A converter is directly measured by a measuring device through the test switch to measure an ON resistance of a gray scale voltage selection circuit of the D/A converter.Type: GrantFiled: August 30, 2006Date of Patent: December 28, 2010Assignee: Renesas Electronics CorporationInventors: Noboru Okuzono, Takashi Morigami, Tsukasa Yasuda
-
Patent number: 7812752Abstract: A digital-to-analog converter circuit includes: a first subdecoder for receiving a first reference voltage group and selecting a reference voltage Vrk based upon an input digital signal; a second subdecoder for receiving a second reference voltage group and selecting a reference voltage Vr(k+1) based upon the input digital signal; a third subdecoder for receiving a third reference voltage group and selecting a reference voltage Vr(k+2) based upon the input digital signal; a fourth subdecoder for receiving the reference voltages that have been selected by respective ones of the first to third subdecoders, selecting two of these reference voltages (inclusive of selecting the same voltage redundantly) based upon an input digital signal, and outputting the selected two reference voltages; and an amplifier circuit for receiving the two reference voltages that have been selected by the fourth subdecoder and outputting a result of an operation applied to the two reference voltages.Type: GrantFiled: October 23, 2008Date of Patent: October 12, 2010Assignee: NEC Electronics CorporationInventors: Hiroshi Tsuchi, Noboru Okuzono
-
Publication number: 20090195272Abstract: A receiver circuit is provided with: a plurality of input terminals; a plurality of hold circuits holding reception signals received by the plurality of input terminals; a detector circuit detecting clock bits from selected one of the reception signals to recover a clock signal in response to the detected clock bits; and a clock circuit connected to the detector circuit and generating one or more internal clock signals from the clock signal. The hold circuits commonly receive the internal clock signal(s) and perform sampling of the reception signals commonly in synchronization with the internal clock signal(s).Type: ApplicationFiled: January 30, 2009Publication date: August 6, 2009Applicant: NEC Electronics CorporationInventor: Noboru Okuzono
-
Publication number: 20090109077Abstract: Disclosed is a digital-to-analog converter circuit having first to (2×h+1)th reference voltages (where h is a prescribed positive integer) grouped into the following groups: a first reference voltage group comprising h-number of (2×j?1)th (where j is a prescribed positive integer of 1 to h) reference voltages; a second reference voltage group comprising h-number of (2×j)th reference voltages; and a third reference voltage group comprising h-number of (2×j+1)th reference voltages.Type: ApplicationFiled: October 23, 2008Publication date: April 30, 2009Applicant: NEC Electronics CorporationInventors: Hiroshi Tsuchi, Noboru Okuzono
-
Publication number: 20070067693Abstract: A test signal is supplied to a test switch provided between a D/A converter for selecting and outputting a gray scale voltage of the driving circuit and an amplifier for amplifying and supplying an output voltage at the D/A converter to set a test mode, and an output voltage of the D/A converter is directly measured by a measuring device through the test switch to measure an ON resistance of a gray scale voltage selection circuit of the D/A converter.Type: ApplicationFiled: August 30, 2006Publication date: March 22, 2007Inventors: Noboru Okuzono, Takashi Morigami, Tsukasa Yasuda
-
Publication number: 20070046610Abstract: A driving method for a display apparatus including a plurality of pixels arranged in matrix along a line direction and a column direction implements sequential driving in the column direction by inverting a polarity of a plurality of pixels arranged in the line direction. The method includes driving a plurality of pixels arranged in an odd line, and driving a plurality of pixels arranged in an even line and in a column different from a column of the plurality of driven pixels in the odd line.Type: ApplicationFiled: August 8, 2006Publication date: March 1, 2007Applicant: NEC ELECTRONICS CORPORATIONInventor: Noboru Okuzono
-
Patent number: 7126572Abstract: A display panel 13 having a plurality of pixels 14 each divided into P (P=3) sub-pixels 15a, 15b and 15c, and a source driver 12 for driving each pixel 14 in accordance with three J (=8)-bit data values corresponding to the sub-pixels 15a, 15b, and 15c, and a signal processing circuit 12 for distributing K(=12)-bit (K>J) input image data as M (M=6) time-shared frame data values and supplying the frame data values to the source driver 12 are arranged. 2K?J (=16) gray levels insufficient due to the difference between the numbers of bits of K-bit input image data and J-bit driving signals of the source driver 12 is realized by combinations of time-shared frame data of (P×M=18) ways performed for the sub-pixels 15a, 15b, and 15c in accordance with the M time-shared frame data values.Type: GrantFiled: March 26, 2003Date of Patent: October 24, 2006Assignee: NEC LCD Technologies, Ltd.Inventors: Koichi Koga, Noboru Okuzono, Machihiko Yamaguchi
-
Publication number: 20060232534Abstract: In a liquid crystal display device where each unit pixel p arranged on a liquid crystal panel 101A is constituted by a plurality of pixels p1, p2, and p3, the pixels p1, p2, and p3 are divided into sub-pixels p11 and p12, sub-pixels p21, and p22, and sub-pixels p31 and p32, respectively. The liquid crystal display device is provided with driver ICs 201 and 202 for driving the sub-pixels p11, p21, and p31, and the sub-pixels p12, p22, and p32 constituting the pixels so that different gradation-brightness value characteristics may be given. Due to this, multi-gradation display can be performed.Type: ApplicationFiled: May 10, 2006Publication date: October 19, 2006Inventors: Koichi Koga, Noboru Okuzono, Machihiko Yamaguchi
-
Patent number: 7116297Abstract: In a liquid crystal display device where each unit pixel p arranged on a liquid crystal panel 101A is constituted by a plurality of pixels p1, p2, and p3, the pixels p1, p2, and p3 are divided into sub-pixels p11 and p12, sub-pixels p21, and p22, and sub-pixels p31 and p32, respectively. The liquid crystal display device is provided with driver ICs 201 and 202 for driving the sub-pixels p11, p21, and p31, and the sub-pixels p12, p22, and p32 constituting the pixels so that different gradation-brightness value characteristics may be given. Due to this, multi-gradation display can be performed.Type: GrantFiled: April 14, 2003Date of Patent: October 3, 2006Assignee: NEC LCD Technologies, Ltd.Inventors: Koichi Koga, Noboru Okuzono, Machihiko Yamaguchi
-
Patent number: 7030852Abstract: A liquid crystal display (LCD) panel unit is provided with a plurality of source drivers which are functionally divided into first and second source driver groups respectively assigned to first and second halves of an LCD panel. In order to properly drive the LCD panel irrespective of incoming pixel data of different formats, a pixel data rearrangement circuit is provided for rearranging the incoming pixel data to a predetermined data format. The data rearrangement circuit precedes the first and second source driver groups, and functions such as to receive 2N-path (N is a natural number) pixel data and rearranges the orders of the 2N-path pixel data according to the predetermined data format, and applies the rearranged N-path pixel data to the first source driver group and applying the rearranged other N-path pixel data to the second source driver group.Type: GrantFiled: April 16, 2002Date of Patent: April 18, 2006Assignee: NEC LCD Technologies, Ltd.Inventors: Masahiro Ito, Kazuhiko Takami, Noboru Okuzono
-
Patent number: 6982693Abstract: A liquid crystal display is provided which has low power consumption, and which prevents horizontal stripes from occurring without the circuitry becoming more complex. When the write voltage polarity is inverted every plurality of lines, in the n line where the polarity is inverted, the rise in the drain line waveform dulls due to the charging of the drain line. In the n+1 line, because the drain line has been charged by the writing of the n line, waveform dullness does not occur. A difference between the write states in the two lines causes horizontal stripes. Consequently, the output enable signal is activated at the rise of the clock signal, and the gate line is activated after a predetermined time to start the writing. Therefore, writing is not performed during the period of waveform dullness, and the write state is the same across all scan lines.Type: GrantFiled: January 23, 2004Date of Patent: January 3, 2006Assignee: NEC LCD Technologies, Ltd.Inventors: Noboru Okuzono, Koichi Koga
-
Patent number: 6911967Abstract: A liquid crystal display is provided which has low power consumption, and which prevents horizontal stripes from occurring without the circuitry becoming more complex. When the write voltage polarity is inverted every plurality of lines, in the n line where the polarity is inverted, the rise in the drain line waveform dulls due to the charging of the drain line. In the n+1 line, because the drain line has been charged by the writing of the n line, waveform dullness does not occur. A difference between the write states in the two lines causes horizontal stripes. Consequently, the output enable signal is activated at the rise of the clock signal, and the gate line is activated after a predetermined time to start the writing. Therefore, writing is not performed during the period of waveform dullness, and the write state is the same across all scan lines.Type: GrantFiled: January 23, 2004Date of Patent: June 28, 2005Assignee: NEC LCD Technologies Ltd.Inventors: Noboru Okuzono, Koichi Koga
-
Patent number: 6894673Abstract: A liquid crystal display control circuit receives a data enable signal DE in synchronization with per-line based display data from a computer, and thereby controls a liquid crystal display. A gate drive signal outputted from a gate driver 23 is generated according to a vertical clock signal VCK in synchronization with a rise of the signal DE. In order to avoid a variation in the period of charging the pixel electrodes which is caused by a delay in the rise timing of the signal DE and a delay in the signal VCK after the last line, a gate enable signal generation circuit 10 is provided in the liquid crystal display control circuit 1, whereby the extended output of the pulse of the gate drive signal caused by the above-mentioned delays is inhibited. This avoids display inhomogeneity caused by a variation in the data enable signal and the like.Type: GrantFiled: July 10, 2002Date of Patent: May 17, 2005Assignee: NEC LCD Technologies, Ltd.Inventors: Koichi Koga, Noboru Okuzono, Machihiko Yamaguchi
-
Publication number: 20040150604Abstract: A liquid crystal display is provided which has low power consumption, and which prevents horizontal stripes from occurring without the circuitry becoming more complex. When the write voltage polarity is inverted every plurality of lines, in the n line where the polarity is inverted, the rise in the drain line waveform dulls due to the charging of the drain line. In the n+1 line, because the drain line has been charged by the writing of the n line, waveform dullness does not occur. A difference between the write states in the two lines causes horizontal stripes. Consequently, the output enable signal is activated at the rise of the clock signal, and the gate line is activated after a predetermined time to start the writing. Therefore, writing is not performed during the period of waveform dullness, and the write state is the same across all scan lines.Type: ApplicationFiled: January 23, 2004Publication date: August 5, 2004Applicant: NEC LCD Technologies, Ltd.Inventors: Noboru Okuzono, Koichi Koga
-
Publication number: 20040150612Abstract: A liquid crystal display is provided which has low power consumption, and which prevents horizontal stripes from occurring without the circuitry becoming more complex. When the write voltage polarity is inverted every plurality of lines, in the n line where the polarity is inverted, the rise in the drain line waveform dulls due to the charging of the drain line. In the n+1 line, because the drain line has been charged by the writing of the n line, waveform dullness does not occur. A difference between the write states in the two lines causes horizontal stripes. Consequently, the output enable signal is activated at the rise of the clock signal, and the gate line is activated after a predetermined time to start the writing. Therefore, writing is not performed during the period of waveform dullness, and the write state is the same across all scan lines.Type: ApplicationFiled: January 23, 2004Publication date: August 5, 2004Applicant: NEC LCD Technologies, Ltd.Inventors: Noboru Okuzono, Koichi Koga