Patents by Inventor Noriaki Mikasa
Noriaki Mikasa has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20110233662Abstract: A semiconductor device may include, but is not limited to: a semiconductor substrate; a bit line; and a contact portion. The semiconductor substrate has a first groove having at least first and second side surfaces facing each other. The bit line is positioned in the first groove. The bit line is insulated from the semiconductor substrate. The contact portion is positioned in the first groove. The contact portion is electrically connected to the bit line. The contact portion contacts the first side surface of the first groove. The contact portion is insulated from the second side surface of the first groove.Type: ApplicationFiled: March 24, 2011Publication date: September 29, 2011Applicant: ELPIDA MEMORY, INC.Inventor: Noriaki MIKASA
-
Publication number: 20110073939Abstract: A semiconductor device may include, but is not limited to: a semiconductor substrate; a first insulating film; a conductive film; and a semiconductor film. The semiconductor substrate has a first hole. The semiconductor substrate has a first region into which a first impurity is introduced. The first region is adjacent to a side surface of the first hole. The first insulating film covers at least the side surface and a bottom surface of the first hole. The first insulating film has a second hole adjacent to the side surface of the first hole. The conductive film fills a bottom portion of the first hole. The semiconductor film is positioned over the conductive film. The semiconductor film fills the second hole and is in contact with the first region.Type: ApplicationFiled: September 24, 2010Publication date: March 31, 2011Applicant: ELPIDA MEMORY, INC.Inventor: Noriaki MIKASA
-
Publication number: 20110001185Abstract: A semiconductor device includes a first diffusion region and a second diffusion region in an active region surrounded by an isolation insulation region, a recessed trench region formed between the first diffusion region and the second diffusion region, a gate insulation film formed on the trench region, a gate electrode formed on the gate insulation film to fill the trench region therewith, and a protection insulation film formed in an upper part of the region interposed between the gate insulation film and the isolation insulation region.Type: ApplicationFiled: June 9, 2010Publication date: January 6, 2011Applicant: ELPIDA MEMORY, INC.Inventor: Noriaki MIKASA
-
Patent number: 7851303Abstract: A semiconductor device includes: a transistor having source and drain regions; first and second contact electrodes embedded in a first interlayer insulating film, and electrically connected to the source region and the drain region, respectively; a third electrode embedded in a second interlayer insulating film positioned in an upper layer of the first interlayer insulating film, and electrically connected to the first contact electrode; a wiring pattern embedded in a third interlayer insulating film positioned in an upper layer of the second interlayer insulating film, and electrically connected to the third contact electrode; and a fourth contact electrode embedded in at least the second and third interlayer insulating films, and electrically connected to the second contact electrode, wherein side surfaces of the wiring pattern along an extending direction of the wiring pattern coincide with side surfaces of the third contact electrode along an extending direction of the wiring pattern.Type: GrantFiled: July 6, 2009Date of Patent: December 14, 2010Assignee: Elpida Memory, Inc.Inventor: Noriaki Mikasa
-
Publication number: 20100148248Abstract: A semiconductor device includes a first gate trench, a second gate trench, and a dummy gate trench provided in an active region extending in an X direction; and a first gate electrode, a second gate electrode, and a dummy gate electrode extending in a Y direction crossing the active region, at least a part of which are buried in the first gate trench, the second gate trench, and the dummy gate trench, respectively. The dummy gate electrode arranged between second and third diffusion layers isolates and separates a transistor constituted by the first gate electrode and first and second diffusion layers provided on both sides of the first gate electrode, respectively, from a transistor constituted by the second gate electrode and third and fourth diffusion layers provided on both sides of the second gate electrode, respectively.Type: ApplicationFiled: December 10, 2009Publication date: June 17, 2010Applicant: Elpida Memory, Inc.Inventor: Noriaki Mikasa
-
Patent number: 7705401Abstract: A fin-channel recess-gate MISFET has a fin channel including a first portion configured by a portion of a silicon substrate and a second portion configured by a pair of silicon layers selectively grown on the silicon substrate. The first portion is disposed below the recess of the recess gate and above an isolation film of a STI structure formed on the silicon substrate. The second portion is disposed above the recess of the recess gate.Type: GrantFiled: December 13, 2007Date of Patent: April 27, 2010Assignee: Elpida Memory, Inc.Inventor: Noriaki Mikasa
-
Patent number: 7700456Abstract: A manufacturing method of a semiconductor device includes a step of defining an element region by etching a semiconductor substrate using a first dielectric film as a mask, a step of reducing the first dielectric film by isotropic etching, a step of forming a side wall on a side surface of the reduced first dielectric film, a step of removing the first dielectric film, and a step of forming a trench in the element region by etching using the side wall as a mask to form a plurality of fin portions at the element region.Type: GrantFiled: October 16, 2007Date of Patent: April 20, 2010Assignee: Elpida Memory, Inc.Inventor: Noriaki Mikasa
-
Patent number: 7696576Abstract: According to the present invention, it is possible to isolate elements from each other without formation of STI and integrate the elements at a high density. A step is formed on a surface of a silicon substrate so as to provide different surfaces. Transistors are formed on the respective different surfaces. The transistors are insulated from each other by a silicon layer and an insulating sidewall. Since no STI is formed between the transistors, it is possible to integrate the transistors at a high density.Type: GrantFiled: March 28, 2007Date of Patent: April 13, 2010Assignee: Elpida Memory, Inc.Inventor: Noriaki Mikasa
-
Patent number: 7683437Abstract: A semiconductor device including fin-FETs capable of suppressing both OFF-current resulting from the short channel effect and junction leakage, and a manufacturing method thereof are provided. A semiconductor device comprises: an active region defined to have a crank shape by an STI region formed on a semiconductor substrate, the active region having an upper surface higher than an upper surface of the STI region; a source region and a drain region formed on both ends of the active region, respectively; a channel region formed between the source region and the drain region in the active region; and a gate electrode covering an upper surface and side surfaces of a central portion of the active region including the channel region.Type: GrantFiled: August 29, 2007Date of Patent: March 23, 2010Assignee: Elpida Memory, Inc.Inventor: Noriaki Mikasa
-
Publication number: 20100006930Abstract: A semiconductor device manufacturing method includes steps of: etching a semiconductor substrate 2 by using hard masks 71, 72 and 73; forming a sidewall insulating film 38 on side surfaces of these hard masks 71, 72 and 73; selectively removing the sidewall insulating film 38 formed on the side surfaces of the hard masks 71, 72; further etching the semiconductor substrate 2 by using the hard masks 71, 72 and 73 and the sidewall insulating film 38; simultaneously forming gate trenches 12, 22 and 32 at a part of the semiconductor substrate 2 covered by the hard masks 71, 72 and 73; and forming gate electrodes 13, 23 and 33 inside the gate trenches 12, 22 and 32. Accordingly, plural recess channel transistors having different heights of fin-shaped regions 21f, 31f can be formed simultaneously.Type: ApplicationFiled: July 1, 2009Publication date: January 14, 2010Applicant: Elpida Memory, Inc.Inventor: Noriaki MIKASA
-
Publication number: 20100001331Abstract: A semiconductor device includes: a transistor having source and drain regions; first and second contact electrodes embedded in a first interlayer insulating film, and electrically connected to the source region and the drain region, respectively; a third electrode embedded in a second interlayer insulating film positioned in an upper layer of the first interlayer insulating film, and electrically connected to the first contact electrode; a wiring pattern embedded in a third interlayer insulating film positioned in an upper layer of the second interlayer insulating film, and electrically connected to the third contact electrode; and a fourth contact electrode embedded in at least the second and third interlayer insulating films, and electrically connected to the second contact electrode, wherein side surfaces of the wiring pattern along an extending direction of the wiring pattern coincide with side surfaces of the third contact electrode along an extending direction of the wiring pattern.Type: ApplicationFiled: July 6, 2009Publication date: January 7, 2010Applicant: Elpida Memory, Inc.Inventor: Noriaki MIKASA
-
Publication number: 20090315092Abstract: A semiconductor device provided with a field-effect transistor, the field-effect transistor including: a active region defined by element isolating region 3 formed on semiconductor substrate 1; gate electrode 5 provided so as to intersect the active region and having at least a part thereof embedded in a gate trench formed on semiconductor substrate 1; and SOI structure channel layer 4 formed in the active region so that one lateral face thereof is opposite to a part of gate electrode 5 embedded in the gate trench and the other lateral face thereof is in contact with a lateral face of element isolating region 3, wherein impurity diffusion layer 5 that functions as a source/drain region is disposed above channel layer 4, and impurity diffusion layer 9 and channel layer 4 are formed spaced apart from each other.Type: ApplicationFiled: June 10, 2009Publication date: December 24, 2009Inventor: Noriaki MIKASA
-
Publication number: 20090267125Abstract: An isolation region comprises a step structure comprising a step surface that is perpendicular to a depth direction, an upper isolation region and a lower isolation region. An RC transistor is enclosed by the isolation region.Type: ApplicationFiled: September 23, 2008Publication date: October 29, 2009Applicant: ELPIDA MEMORY, INC.Inventors: Noriaki MIKASA, Masahiro MIURA, Hirotoshi SEKI
-
Publication number: 20090090949Abstract: A semiconductor device includes: an active region insulated by an element-isolation insulating film embedded on a semiconductor substrate; multiple element forming sections that are provided in the active region; a semiconductor element that is formed in each of the element forming sections; and a channel stopper that is provided in the active region to insulate the element forming sections from each other. The channel stopper comprises: a fin that protrudes between grooves provided in the element-isolation insulating film and on both sides of the active region; a dummy-gate insulating film that covers the fin; and a dummy gate electrode that straddles the fin.Type: ApplicationFiled: October 3, 2008Publication date: April 9, 2009Applicant: ELIPIDA MEMORY, INC.Inventor: Noriaki MIKASA
-
Publication number: 20090065860Abstract: An exemplary object of the invention is to simultaneously achieve, in a semiconductor device which includes a trench gate structure formed by recessing a portion of a diffusion layer and an inter-diffusion-layer isolation insulating film which are formed on the a semiconductor substrate, good embeddability of the inter-diffusion-layer isolation insulating film and a reduction in channel resistance. In an exemplary embodiment, the diffusion layer which comprises a projecting structure is formed by selectively wet-etching the inter-diffusion-layer isolation insulating film with respect to the diffusion layer in the trench, and an overhanging structure is formed at a projecting portion of the diffusion layer further by selectively epitaxially growing the projecting structure of the diffusion layer.Type: ApplicationFiled: September 8, 2008Publication date: March 12, 2009Applicant: Elpida Memory, Inc.Inventor: Noriaki Mikasa
-
Publication number: 20080296667Abstract: A semiconductor device includes a fin active region with a tapered side surface, a gate electrode that has a side surface covering portion covering a part of the side surface of the fin active region and a top surface covering portion covering a part of a top surface of the fin active region, and a source region and drain region formed in the fin active region. In at least a part of the side surface covering portion of the gate electrode, the width is wider at its bottom than at its top. Control of electric field by the gate electrode is improved. Punch-through is thus prevented.Type: ApplicationFiled: May 28, 2008Publication date: December 4, 2008Applicant: ELPIDA MEMORY, INC.Inventor: Noriaki Mikasa
-
Publication number: 20080164522Abstract: To provide a semiconductor device that has a three dimensional gate dielectric film, is easily manufactured, and a gate structure thereof can be easily miniaturize. A semiconductor device comprises: a three-dimensional gate dielectric film formed on a semiconductor substrate; a gate electrode that contacts the gate dielectric film and protrudes from the semiconductor substrate; a source electrode and a drain electrode that are formed in a diffusion layer region of the semiconductor substrate around the gate dielectric film; a protective dielectric film that covers a top face of the semiconductor substrate around the gate electrode and a side face of the gate electrode protruding from the semiconductor substrate; and an inter-layer dielectric film that is laminated over the protective dielectric film.Type: ApplicationFiled: January 7, 2008Publication date: July 10, 2008Applicant: Elpida Memory, Inc.Inventor: Noriaki Mikasa
-
Publication number: 20080157206Abstract: A manufacturing method of a semiconductor device includes a step of defining an element region by etching a semiconductor substrate using a first dielectric film as a mask, a step of reducing the first dielectric film by isotropic etching, a step of forming a side wall on a side surface of the reduced first dielectric film, a step of removing the first dielectric film, and a step of forming a trench in the element region by etching using the side wall as a mask to form a plurality of fin portions at the element region.Type: ApplicationFiled: October 16, 2007Publication date: July 3, 2008Applicant: ELPIDA MEMORY, INC.Inventor: Noriaki MIKASA
-
Publication number: 20080142881Abstract: A fin-channel recess-gate MISFET has a fin channel including a first portion configured by a portion of a silicon substrate and a second portion configured by a pair of silicon layers selectively grown on the silicon substrate. The first portion is disposed below the recess of the recess gate and above an isolation film of a STI structure formed on the silicon substrate. The second portion is disposed above the recess of the recess gate.Type: ApplicationFiled: December 13, 2007Publication date: June 19, 2008Applicant: ELPIDA MEMORY, INC.Inventor: Noriaki MIKASA
-
Publication number: 20080111197Abstract: A MISFET includes source/drain regions each including a plurality of divided substrate regions divided by intervening insulation films, and a selectively-grown silicon layer formed on the divided substrate regions and intervening insulation film to electrically couple together the divided substrate regions. The resultant MISFET has a reduced junction capacitance across the p-n junction of the source/drain regions, to improve the operation speed of the MISFET.Type: ApplicationFiled: November 2, 2007Publication date: May 15, 2008Applicant: ELPIDA MEMORY, INC.Inventor: Noriaki MIKASA