Patents by Inventor Ofir Degani
Ofir Degani has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240120929Abstract: The present disclosure relates to a signal generator including: a plurality of interpolators, each interpolator being configured to: receive a first input signal having a first phase, and a second input signal having a second phase; generate a plurality of interpolated signals based on a plurality of interpolations of the input signals, each interpolated signal having a respective phase based on the respective interpolation, and combine the interpolated signals to provide an output signal; the plurality of interpolators including: a first plurality of interpolators, each interpolator being configured to receive as input signals a first reference signal and a second reference signal; and a second plurality of interpolators, each interpolator being configured to receive as first input signal an output signal from an interpolator of the first plurality of interpolators and as second input signal another output signal from another interpolator of the first plurality of interpolators.Type: ApplicationFiled: September 30, 2022Publication date: April 11, 2024Inventors: Ofir DEGANI, Run LEVINGER, Ashoke RAVI
-
Patent number: 11955732Abstract: Millimeter wave (mmWave) technology, apparatuses, and methods that relate to transceivers, receivers, and antenna structures for wireless communications are described. The various aspects include co-located millimeter wave (mmWave) and near-field communication (NFC) antennas, scalable phased array radio transceiver architecture (SPARTA), phased array distributed communication system with MIMO support and phase noise synchronization over a single coax cable, communicating RF signals over cable (RFoC) in a distributed phased array communication system, clock noise leakage reduction, IF-to-RF companion chip for backwards and forwards compatibility and modularity, on-package matching networks, 5G scalable receiver (Rx) architecture, among others.Type: GrantFiled: December 27, 2022Date of Patent: April 9, 2024Assignee: Intel CorporationInventors: Erkan Alpman, Arnaud Lucres Amadjikpe, Omer Asaf, Kameran Azadet, Rotem Banin, Miroslav Baryakh, Anat Bazov, Stefano Brenna, Bryan K. Casper, Anandaroop Chakrabarti, Gregory Chance, Debabani Choudhury, Emanuel Cohen, Claudio Da Silva, Sidharth Dalmia, Saeid Daneshgar Asl, Kaushik Dasgupta, Kunal Datta, Brandon Davis, Ofir Degani, Amr M. Fahim, Amit Freiman, Michael Genossar, Eran Gerson, Eyal Goldberger, Eshel Gordon, Meir Gordon, Josef Hagn, Shinwon Kang, Te Yu Kao, Noam Kogan, Mikko S. Komulainen, Igal Yehuda Kushnir, Saku Lahti, Mikko M. Lampinen, Naftali Landsberg, Wook Bong Lee, Run Levinger, Albert Molina, Resti Montoya Moreno, Tawfiq Musah, Nathan G. Narevsky, Hosein Nikopour, Oner Orhan, Georgios Palaskas, Stefano Pellerano, Ron Pongratz, Ashoke Ravi, Shmuel Ravid, Peter Andrew Sagazio, Eren Sasoglu, Lior Shakedd, Gadi Shor, Baljit Singh, Menashe Soffer, Ra'anan Sover, Shilpa Talwar, Nebil Tanzi, Moshe Teplitsky, Chintan S. Thakkar, Jayprakash Thakur, Avi Tsarfati, Yossi Tsfati, Marian Verhelst, Nir Weisman, Shuhei Yamada, Ana M. Yepes, Duncan Kitchin
-
Publication number: 20240113696Abstract: For example, a phase shifter may include an input to receive an input clock signal having an input frequency and an input phase. For example, the phase shifter may include a quadrature phase-shift generator configured to generate a first signal and a second signal based on the input clock signal, the first and second signals having the input frequency, wherein a phase of the first signal is based on the input phase, wherein a phase of the second signal is shifted by a quadrature phase-shift relative to the phase of the first signal. For example, the phase shifter may include an output to provide an output based on the first signal and the second signal.Type: ApplicationFiled: October 1, 2022Publication date: April 4, 2024Applicant: INTEL CORPORATIONInventors: Elan Banin, Rotem Banin, Ashoke Ravi, Assaf Ben-Bassat, Ofir Degani
-
Publication number: 20240113670Abstract: For example, an apparatus may include an input to receive an input signal in a first voltage domain; a multi-mode power amplifier switchable between a plurality of power modes to generate an output signal based on the input signal; and an output to provide the output signal. For example, the multi-mode power amplifier may be configured to provide the output signal in the first voltage domain at a first power mode, and to provide the output signal in a second voltage domain at a second power mode. For example, a maximal voltage of the second voltage domain may be at least two times a maximal voltage of the first voltage domain.Type: ApplicationFiled: September 30, 2022Publication date: April 4, 2024Applicant: INTEL CORPORATIONInventors: Ofir Degani, Naor Roi Shay, Assaf Ben-Bassat, Limor Zohar, Yishai Eilat
-
Patent number: 11949441Abstract: A transmitter for generating a radio frequency, RF, transmit signal is provided. The transmitter includes signal generation circuitry configured to generate, based on a sequence of first control words each indicating a respective frequency shift with respect to a target frequency of the RF transmit signal, a RF carrier signal with sequentially varying frequency over time in order to frequency spread the RF transmit signal. Further, the transmitter includes modulation circuitry configured to generate the RF transmit signal by modulating the RF carrier signal with a modulation control signal. The transmitter additionally includes modification circuitry configured to generate the modulation control signal by modifying, based on the sequence of first control words, phase information of a baseband signal bearing information to be transmitted or phase information of a signal derived from the baseband signal in order to frequency de-spread the RF transmit signal.Type: GrantFiled: July 23, 2020Date of Patent: April 2, 2024Assignee: Intel CorporationInventors: Elan Banin, Ofir Degani, Rotem Banin, Shahar Gross
-
Publication number: 20240097325Abstract: An antenna array architecture is provided for beamforming applications. The antenna array architecture facilitates a compact and wideband dual-polarized beam-switching antenna array architecture, which may be implemented in a cost-effective multi-layer PCB or package. The antenna array architecture is implemented as part of a package substrate having a number of layers. Each of the layers comprises various conductive elements such as conductive segments and/or traces that are disposed thereon in accordance with the respective antenna components.Type: ApplicationFiled: September 19, 2022Publication date: March 21, 2024Inventors: Kexin Hu, Tae Young Yang, Seong-Youp John Suh, Harry Skinner, Ashoke Ravi, Ofir Degani, Ronen Kronfeld
-
Patent number: 11923859Abstract: An apparatus for generating a frequency estimate of an output signal includes a reference signal generator configured to generate a reference clock signal. The apparatus includes frequency estimation circuitry configured to generate a cycle count based frequency estimation of the output signal based on the reference clock signal and a clock cycle count of the output signal. The frequency estimation circuitry further generates a fractional frequency estimation of the output signal based on the reference clock signal and a plurality of time-to-digital conversion phase samples of the output signal. The frequency estimation circuitry further generates the frequency estimate of the output signal using the cycle count based frequency estimation within a range and a frequency error determined from the fractional frequency estimation. The plurality of time-to-digital conversion phase samples and the cycle count based frequency estimation use a same number of reference clock cycles of the reference clock signal.Type: GrantFiled: September 25, 2020Date of Patent: March 5, 2024Assignee: Intel CorporationInventors: Evgeny Shumaker, Sergey Bershansky, Ofir Degani, Run Levinger
-
Publication number: 20240056120Abstract: A tunable bandpass low-noise amplifier (LNA). The LNA includes a plurality of N-path filters and a plurality of cascode amplifiers. The cascode amplifiers are configured to amplify an input signal. Each N-path filter is coupled to a different one of the plurality of cascode amplifiers. The plurality of N-path filters are driven by local oscillator (LO) signals having different frequencies, and output nodes of the plurality of cascode amplifiers are coupled in parallel. The frequencies of the LO signals may be symmetrically spaced around a desired frequency (fLO). Each N-path filter may be coupled to a source of the common-gate device of the coupled cascode amplifier. The LO signals may be generated by a digital-to-time converter (DTC)-based frequency synthesizer. The frequencies of the LO signals supplied to the N-path filters may be adjusted to tune the bandwidth of the bandpass LNA.Type: ApplicationFiled: August 12, 2022Publication date: February 15, 2024Inventors: Sashank KRISHNAMURTHY, Ofir DEGANI, Ashoke RAVI
-
Patent number: 11902062Abstract: An apparatus for transmitting a bit in addition to a plurality of payload data symbols of a communication protocol is provided. The apparatus comprises an input interface configured to receive information about a bit value of the bit. Further, the apparatus comprises a transmission circuit configured to, if the bit value is a first value, transmit the plurality of payload data symbols at predetermined positions in a data signal as pulses of variable pulse length. The respective pulse length of each of the pulses is selected based on the symbol value of the payload data symbol represented by the respective pulse. If the bit value is a second value, the transmission circuit is configured to transmit a pulse exhibiting a pulse length being longer than a maximum payload data symbol pulse length defined in the communication protocol at the predetermined position of the pulse for the d-th payload data symbol of the plurality of payload data symbols, d=k+i if k+i?z. d=([k+i] mod z) if k+i>z.Type: GrantFiled: December 23, 2019Date of Patent: February 13, 2024Assignee: Intel CorporationInventors: Elan Banin, Rotem Banin, Ofir Degani, Eytan Mann
-
METHODS AND DEVICES FOR MITIGATING PULLING IN A FRACTIONAL LOCAL OSCILLATOR SIGNAL GENERATION SCHEME
Publication number: 20240048351Abstract: A radio-frequency integrated circuit (RFIC) configured to generate a synthesized clock includes a phase locked loop (PLL) configured to divide down a clock to a non-harmonic frequency; a plurality of multi-phase injection locked clock multipliers (ILCM) directly connected to a plurality of transceiver chains; wherein the PLL is further configured to distribute a divided down clock to at least one of the plurality of multi-phase ILCMs; wherein the plurality of multiphase ILCMs are configured to select a phase of and multiply the divided down clock to synthesize a desired harmonic frequency of the clock and suppress an undesired harmonic frequency of the clock.Type: ApplicationFiled: December 27, 2019Publication date: February 8, 2024Inventors: Ashoke RAVI, Ronen KRONFELD, Ofir DEGANI -
In-package RF waveguides as high bandwidth chip-to-chip interconnects and methods for using the same
Patent number: 11894324Abstract: In-package radio frequency (RF) waveguides as high bandwidth chip-to-chip interconnects and methods for using the same are disclosed. In one example, an electronic package includes a package substrate, first and second silicon dies or tiles, and an RF waveguide. The first and second silicon dies or tiles are attached to the package substrate. The RF waveguide is formed in the package substrate and interconnects the first silicon die or tile with the second silicon die or tile.Type: GrantFiled: November 16, 2021Date of Patent: February 6, 2024Assignee: Intel CorporationInventors: Aleksandar Aleksov, Telesphor Kamgaing, Sri Ranga Sai Boyapati, Kristof Darmawikarta, Eyal Fayneh, Ofir Degani, David Levy, Johanna M. Swan -
Patent number: 11870449Abstract: A clock generator calibration system can include a phased-locked loop and a correction circuit. The PLL can generate an output clock signal, and the correction circuit can adjust a frequency signal of the PLL based on a digital signal of the PLL. The digital signal can be generated based on the adjusted frequency signal.Type: GrantFiled: December 28, 2019Date of Patent: January 9, 2024Assignee: Intel CorporationInventors: Elan Banin, Yaniv Cohen, Ofir Degani, Igal Kushnir
-
Publication number: 20230413195Abstract: A radio-head apparatus can comprise memory to store dithering information of the apparatus. The radio-head can further include radio-head circuitry to generate a clock signal according to the dithering information and to provide a wakeup signal, subsequent to commencement of clock signal generation, to instruct a secondary RH to use the clock signal of the RH. The same wakeup signal is also used to synchronize the finite state machines of both RHs that govern and report the dithering information. Synchronization of the FSM allows estimation of information to be used in the secondary RH for compensation of the clock dithering applied in the primary RH. Other systems and apparatuses are described.Type: ApplicationFiled: June 16, 2022Publication date: December 21, 2023Inventors: Evgeny Shumaker, Elan Banin, Ofir Degani
-
Patent number: 11824576Abstract: An apparatus for generating an output oscillator signal is provided. The apparatus includes a deviation determining circuitry configured to generate a deviation signal based on a first comparison signal and a second comparison signal. Further, the apparatus includes a first oscillator configured to generate the output oscillator signal based on the deviation signal and a second oscillator signal from a second, resonator-based oscillator. The first comparison signal is based on the second oscillator signal or the output oscillator signal. The second oscillator signal has a frequency of at least 1 GHz. The second comparison signal is based on a third oscillator signal from a third oscillator. The third oscillator signal has a frequency lower than 1 GHz.Type: GrantFiled: September 24, 2020Date of Patent: November 21, 2023Assignee: Intel CorporationInventors: Ofir Degani, Gil Horovitz, Evgeny Shumaker, Sergey Bershansky, Aryeh Farber, Igor Gertman, Run Levinger
-
Publication number: 20230361802Abstract: In various aspects, a radio frequency circuit is provided. The radio frequency circuit may include a substrate that may include a radio frequency front-end to antenna (RF FE-to-Ant) connector. The RF FE-to-Ant connector may include a conductor track structure and a substrate connection structure coupled to the conductor track structure. The substrate may include radio frequency front-end circuitry monolithically integrated in the substrate. The substrate connection structure may include at least one of a solderable structure, a weldable structure, or an adherable structure. The substrate connection structure may be configured to form at least one radio frequency signal interface with an antenna circuit connection structure of a substrate-external antenna circuit. The substrate may include an edge region. The substrate connection structure may be disposed in the edge region.Type: ApplicationFiled: November 3, 2020Publication date: November 9, 2023Inventors: Jayprakash THAKUR, Ofir DEGANI, Ronen KRONFELD, Ehud RESHEF, Seong-Youp J. SUH, Tal SHOSHANA, Eytan MANN, Maruti TAMRAKAR, Ashoke RAVI, Jose Rodrigo CAMACHO PEREZ, Timo Sakari HUUSARI, Eli BOROKHOVICH, Amir RUBIN, Ofer BENJAMIN, Tae Young YANG, Harry SKINNER, Kwan ho LEE, Jaejin LEE, Dong-Ho Han, Shahar GROSS, Eran SEGEV, Telesphor KAMGAING
-
Publication number: 20230327618Abstract: Techniques are disclosed to instruct how a switched capacitor digital power amplifier (PA) is configured to operate using high supply voltage levels beyond twice the maximum voltage rating for any of the transistor terminals such as Vds/Vdg/Vsg. The digital PA has a topology that comprises a dual-feedback capacitive path that comprises a capacitive divider and a voltage stabilizing feedback path to selectively couple the capacitive divider to DC bias voltages.Type: ApplicationFiled: March 28, 2022Publication date: October 12, 2023Inventors: Ofir Degani, Assaf Ben-Bassat, Yishai Eilat, Naor Roi Shay, Limor Zohar
-
Publication number: 20230318643Abstract: For example, a transmitter, e.g., for a wireless communication device, may be configured to transmit a wideband Radio Frequency (RF) Transmit (Tx) signal having a wide bandwidth of at least 80 Megahertz (MHz). For example, the transmitter may be configured to generate the wideband RF Tx signal having the wide bandwidth based on a baseband signal. The transmitter may be configured to generate the wideband RF Tx signal including a suppressed third harmonic and a suppressed fifth harmonic.Type: ApplicationFiled: March 31, 2022Publication date: October 5, 2023Applicant: Intel CorporationInventors: Elan Banin, Assaf Ben-Bassat, Ashoke Ravi, Rotem Banin, Ofir Degani
-
Publication number: 20230318801Abstract: A radio-head apparatus can comprise synchronization circuitry to receive transmission data and a phase correction signal. The synchronization circuitry can process the transmission data and the phase correction signal to generate digital transmitter (DTX) codes. The radio-head can further include transmission circuitry to combine the phase correction signal with transmission data codes to be provided to the DTX for transmission over an air interface. Other systems and apparatuses are described.Type: ApplicationFiled: March 31, 2022Publication date: October 5, 2023Inventors: Elan Banin, Evgeny Shumaker, Avishay Friedman, Ofir Degani
-
Publication number: 20230308193Abstract: In various aspects of this disclosure, a communication device is provided. The communication device may include a first radiohead circuit including a first transceiver chain configured to transmit a first radio frequency signal associated with a first transmission configuration and to transmit a second radio frequency signal associated with a second transmission configuration a second radiohead circuit comprising a second transceiver chain configured to receive the first radio frequency signal and the second radio frequency signal, and one or more processors configured to determine a first signal parameter associated with the first radio frequency signal received at the second transceiver chain and a second signal parameter associated with the second radio frequency signal received at the second transceiver chain, and to determine a preferred transmission configuration for the first transceiver chain by using the first signal parameter and the second signal parameter.Type: ApplicationFiled: September 25, 2020Publication date: September 28, 2023Inventors: Rotem BANIN, Ofir DEGANI, Shahar GROSS, Run LEVINGER, Eytan MANN, Ashoke RAVI, Ehud RESHEF, Amir RUBIN, Eran SEGEV, Evgeny SHUMAKER
-
Publication number: 20230299796Abstract: A system may include a digital front end (DFE). The DFE may be configured to generate a command signal. The system may also include a sweeper. The sweeper may be configured to generate an intermediate in-phase signal, an intermediate quadrature signal, and a LO signal based on the command signal. In addition, the system may include a mixer. The mixer may be configured to generate a mixed in-phase signal based on the intermediate in-phase signal and the LO signal. The mixer may also be configured to generate a mixed quadrature signal based on the intermediate quadrature signal and the LO signal. Further, the system may include an amplifier. The amplifier may be configured to generate an in-phase signal based on the mixed in-phase signal and an amplification setting. The amplifier may also be configured to generate a quadrature signal based on the mixed quadrature signal and the amplification setting.Type: ApplicationFiled: March 16, 2022Publication date: September 21, 2023Inventors: Evgeny SHUMAKER, Run LEVINGER, Ofir DEGANI
