Patents by Inventor Ognjen Milic
Ognjen Milic has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10438979Abstract: An image sensor includes a plurality of photodiodes disposed in a semiconductor material and a plurality of isolation structures disposed between individual photodiodes in the plurality of photodiodes. The plurality of isolation structures electrically isolate individual photodiodes in the plurality of photodiodes. A plurality of transistors are disposed proximate to the plurality of photodiodes and include a reset transistor, an amplifier transistor, and a row select transistor. An active region and a gate electrode of at least one transistor in the plurality of transistors are vertically aligned with an isolation structure in the plurality of isolation structures.Type: GrantFiled: October 3, 2018Date of Patent: October 8, 2019Assignee: OmniVision Technologies, Inc.Inventor: Ognjen Milic-Strkalj
-
Publication number: 20190035833Abstract: An image sensor includes a plurality of photodiodes disposed in a semiconductor material and a plurality of isolation structures disposed between individual photodiodes in the plurality of photodiodes. The plurality of isolation structures electrically isolate individual photodiodes in the plurality of photodiodes. A plurality of transistors are disposed proximate to the plurality of photodiodes and include a reset transistor, an amplifier transistor, and a row select transistor. An active region and a gate electrode of at least one transistor in the plurality of transistors are vertically aligned with an isolation structure in the plurality of isolation structures.Type: ApplicationFiled: October 3, 2018Publication date: January 31, 2019Inventor: Ognjen Milic-Strkalj
-
Patent number: 10121806Abstract: An image sensor includes a plurality of photodiodes disposed in a semiconductor material and a plurality of isolation structures disposed between individual photodiodes in the plurality of photodiodes. The plurality of isolation structures electrically isolate individual photodiodes in the plurality of photodiodes. A plurality of transistors are disposed proximate to the plurality of photodiodes and include a reset transistor, an amplifier transistor, and a row select transistor. An active region and a gate electrode of at least one transistor in the plurality of transistors are vertically aligned with an isolation structure in the plurality of isolation structures.Type: GrantFiled: September 6, 2016Date of Patent: November 6, 2018Assignee: OmniVision Technologies, Inc.Inventor: Ognjen Milic-Strkalj
-
Publication number: 20180069041Abstract: An image sensor includes a plurality of photodiodes disposed in a semiconductor material and a plurality of isolation structures disposed between individual photodiodes in the plurality of photodiodes. The plurality of isolation structures electrically isolate individual photodiodes in the plurality of photodiodes. A plurality of transistors are disposed proximate to the plurality of photodiodes and include a reset transistor, an amplifier transistor, and a row select transistor. An active region and a gate electrode of at least one transistor in the plurality of transistors are vertically aligned with an isolation structure in the plurality of isolation structures.Type: ApplicationFiled: September 6, 2016Publication date: March 8, 2018Inventor: Ognjen Milic-Strkalj
-
Patent number: 8759912Abstract: A high-voltage transistor device comprises a spiral resistive field plate over a first well region between a drain region and a source region of the high-voltage transistor device, wherein the spiral resistive field plate is separated from the first well region by a first isolation layer, and is coupled between the drain region and the source region. The high-voltage transistor device further comprises a plurality of first field plates over the spiral resistive field plate with each first field plate covering one or more segments of the spiral resistive field plate, wherein the plurality of first field plates are isolated from the spiral resistive field plate by a first dielectric layer, and wherein the plurality of first field plates are isolated from each other, and a starting first field plate is connected to the source region.Type: GrantFiled: August 1, 2011Date of Patent: June 24, 2014Assignee: Monolithic Power Systems, Inc.Inventors: Donald R. Disney, Ognjen Milic, Kun Yi
-
Patent number: 8686503Abstract: The present disclosure discloses a lateral high-voltage transistor and associated method for making the same.Type: GrantFiled: August 17, 2011Date of Patent: April 1, 2014Assignee: Monolithic Power Systems, Inc.Inventors: Donald R. Disney, Ognjen Milic
-
Patent number: 8598637Abstract: In one embodiment, a junction field effect transistor having a substrate, wherein formed on the substrate is a graded n-doped region having a high doping concentration in an inner region and a low doping concentration in an outer region, with a p-doped buried region adjacent to the graded n-doped region near the outer region, and a spiral resistor connected to the graded n-doped region at its inner region and at its outer region. An ohmic contact at the inner region provides the drain, an ohmic contact at the outer region provides the source, and an ohmic contact at the substrate provides the gate.Type: GrantFiled: September 18, 2009Date of Patent: December 3, 2013Assignee: Monolithic Power Systems, Inc.Inventors: Michael R. Hsing, Martin E. Garnett, Ognjen Milic
-
Publication number: 20130161740Abstract: A lateral high-voltage transistor comprising a semiconductor layer of a first conductivity type; a source region of a second conductivity type in the semiconductor layer; a drain region of the second conductivity type in the semiconductor layer; a first isolation layer atop the semiconductor layer between the source and the drain regions; a first well region of the second conductivity type surrounding the drain region; a gate positioned atop the first isolation layer adjacent to the source region; a spiral resistive field plate atop the first isolation layer spiraling between the drain region and the gate, wherein the spiral resistive field plate is coupled in series to the source and drain regions; and a buried layer of the first conductivity type in the first well region, wherein the buried layer is buried beneath a top surface of the first well region below the spiral resistive field plate.Type: ApplicationFiled: December 21, 2011Publication date: June 27, 2013Inventors: Donald R. Disney, Ognjen Milic
-
Publication number: 20130043532Abstract: The present disclosure discloses a lateral high-voltage transistor and associated method for making the same.Type: ApplicationFiled: August 17, 2011Publication date: February 21, 2013Inventors: Donald R. Disney, Ognjen Milic
-
Publication number: 20130032895Abstract: A high-voltage transistor device comprises a spiral resistive field plate over a first well region between a drain region and a source region of the high-voltage transistor device, wherein the spiral resistive field plate is separated from the first well region by a first isolation layer, and is coupled between the drain region and the source region. The high-voltage transistor device further comprises a plurality of first field plates over the spiral resistive field plate with each first field plate covering one or more segments of the spiral resistive field plate, wherein the plurality of first field plates are isolated from the spiral resistive field plate by a first dielectric layer, and wherein the plurality of first field plates are isolated from each other, and a starting first field plate is connected to the source region.Type: ApplicationFiled: August 1, 2011Publication date: February 7, 2013Inventors: Donald R. Disney, Ognjen Milic, Kun Yi
-
Publication number: 20120104467Abstract: According to one embodiment, a self-aligned trench structure junction gate field-effect transistor (JFET) includes a silicon substrate, two or more trenches having a P-type polysilicon gate region near a bottom portion of the trench and an interlayer dielectric layer (ILDL) above the P-type polysilicon gate region, a channel region separating each trench including epitaxial silicon, an N+ source region above the channel region extending between a top of each trench, and a source metal above the N+ source region. In another embodiment, a self-aligned trench structure JFET includes a silicon substrate, two or more trenches having an N-type polysilicon gate region near a bottom portion of the trench and an ILDL above the N-type polysilicon gate region, a channel region separating each trench including epitaxial silicon, a P+ source region above the channel region extending between a top of each trench, and a source metal above the P+ source region.Type: ApplicationFiled: October 29, 2010Publication date: May 3, 2012Applicant: Monolithic Power Systems, Inc.Inventors: Tiesheng Li, Ognjen Milic, Lei Zhang
-
Patent number: 8169801Abstract: Voltage converters with integrated low power leaker device and associated methods are disclosed herein. In one embodiment, a voltage converter includes a switch configured to convert a first electrical signal into a second electrical signal different than the first electrical signal. The voltage converter also includes a controller operatively coupled to the switch and a leaker device electrically coupled to the controller. The controller is configured to control the on and off gates of the switch, and the leaker device is configured to deliver power to the controller. The leaker device and the switch are formed on a first semiconductor substrate, and the controller is formed on second semiconductor substrate separate from the first semiconductor substrate.Type: GrantFiled: May 28, 2009Date of Patent: May 1, 2012Assignee: Monolithic Power Systems, Inc.Inventors: Michael R. Hsing, Ognjen Milic, Tiesheng Li
-
Patent number: 8068321Abstract: An input surge suppression device and method that uses a simple JFET structure. The JFET has its gate clamped to a predetermined value, its the drain receives the input voltage from an input power source, its source is connected to the input of a down-stream device, and a resistor connected between the drain and the gate or between the source and the gate. Thus, when the drain voltage approximates the clamped gate voltage, the source voltage nearly equals the drain voltage. When the drain voltage rises above the clamped gate voltage, the source voltage is lower than the drain voltage. The downstream device may be a DC-DC converter and the gate is biased by the enable (EN) pin of a DC-DC converter.Type: GrantFiled: October 31, 2008Date of Patent: November 29, 2011Assignee: Monolithic Power Systems, Inc.Inventors: Eric Yang, Ognjen Milic, Jinghai Zhou
-
Publication number: 20110068377Abstract: In one embodiment, a junction field effect transistor having a substrate, wherein formed on the substrate is a graded n-doped region having a high doping concentration in an inner region and a low doping concentration in an outer region, with a p-doped buried region adjacent to the graded n-doped region near the outer region, and a spiral resistor connected to the graded n-doped region at its inner region and at its outer region. An ohmic contact at the inner region provides the drain, an ohmic contact at the outer region provides the source, and an ohmic contact at the substrate provides the gate.Type: ApplicationFiled: September 18, 2009Publication date: March 24, 2011Inventors: Michael R. Hsing, Martin E. Garnett, Ognjen Milic
-
Publication number: 20110062489Abstract: An improved power device with a self-aligned suicide and a method for fabricating the device are disclosed. An example power device is a vertical power device that includes contacts formed on gate and body contact regions by an at least substantially self-aligned silicidation (e.g., salicide) process. The example device may also include one or more sidewall spacers that are each at least substantially aligned between edges of the gate region and the body contact region. The body contact region may also be implanted into the device in at least substantial self-alignment to the sidewall spacer. The method may also include an at least substantially self-aligned silicon etch.Type: ApplicationFiled: September 11, 2009Publication date: March 17, 2011Inventors: Donald R. Disney, Ognjen Milic
-
Publication number: 20100302810Abstract: Voltage converters with integrated low power leaker device and associated methods are disclosed herein. In one embodiment, a voltage converter includes a switch configured to convert a first electrical signal into a second electrical signal different than the first electrical signal. The voltage converter also includes a controller operatively coupled to the switch and a leaker device electrically coupled to the controller. The controller is configured to control the on and off gates of the switch, and the leaker device is configured to deliver power to the controller. The leaker device and the switch are formed on a first semiconductor substrate, and the controller is formed on second semiconductor substrate separate from the first semiconductor substrate.Type: ApplicationFiled: May 28, 2009Publication date: December 2, 2010Inventors: Michael R. Hsing, Ognjen Milic, Tiesheng Li
-
Publication number: 20100110595Abstract: An input surge suppression device and method that uses a simple JFET structure. The JFET has its gate clamped to a predetermined value, its the drain receives the input voltage from an input power source, its source is connected to the input of a down-stream device, and a resistor connected between the drain and the gate or between the source and the gate. Thus, when the drain voltage approximates the clamped gate voltage, the source voltage nearly equals the drain voltage. When the drain voltage rises above the clamped gate voltage, the source voltage is lower than the drain voltage. The downstream device may be a DC-DC converter and the gate is biased by the enable (EN) pin of a DC-DC converter.Type: ApplicationFiled: October 31, 2008Publication date: May 6, 2010Inventors: Eric Yang, Ognjen Milic, Jinghai Zhou
-
Publication number: 20050167733Abstract: A memory cell and a method for manufacturing the memory cell. The memory cell is constructed so that it has a ratio of a dimension in the direction of the bit lines to a dimension in the direction of the word line of less than one. The bit lines are formed from the first metallization system of the memory cell, which is the metallization system nearest the surface of the substrate and the silicide regions of the memory cell. The word line is formed from a metallization system above the first metallization system. Thus, the bit lines are positioned vertically between the substrate surface and the word line.Type: ApplicationFiled: February 2, 2004Publication date: August 4, 2005Inventors: William McGee, Bruce Gieseke, Ognjen Milic-Strkalj
-
Patent number: 6807107Abstract: A memory system having a memory cell subject to read and write operations with shadow circuitry including a shadow cell configured to parallel operation of the memory cell. A wordline is connected to the memory cell and bitlines are connected to the memory cell and the shadow cell. Sense circuitry is connected to the bitlines for receiving data from the memory cell. An interlock cell is connected to the sense circuitry and the shadow cell to determine an occurrence of a non-redundant write operation, to provide the non-redundant write operation to the shadow cell, and to have the shadow cell prepare the bitlines for a read operation upon completion of the non-redundant write operation.Type: GrantFiled: July 2, 2002Date of Patent: October 19, 2004Assignee: Advanced Micro Devices, Inc.Inventors: William A. McGee, Ognjen Milic-Strkalj, Bruce Alan Gieseke
-
Patent number: 6798712Abstract: A memory system, and method of operation therefor, is provided having memory cells for containing data, bitlines for writing data in and reading data from the memory cells, and wordlines connected to the memory cells for causing the bitlines to write data in the memory cells in response to wordline signals. A decoder is connected to the wordlines for receiving and decoding address information in response to a clock signal and an address signal to select a wordline for a write to a memory cell. Latch circuitry is connected to the decoder and the wordlines. The latch circuitry is responsive to the clock signal for providing the wordline signal to the selected wordline for the write to the memory cell and for removing the wordline signal from the selected wordline when the write to the memory cell is complete.Type: GrantFiled: July 2, 2002Date of Patent: September 28, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Bruce Alan Gieseke, William A. McGee, Ognjen Milic-Strkalj