Patents by Inventor Ognjen Milic
Ognjen Milic has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20040004901Abstract: A memory system, and method of operation therefor, is provided having memory cells for containing data, bitlines for writing data in and reading data from the memory cells, and wordlines connected to the memory cells for causing the bitlines to write data in the memory cells in response to wordline signals. A decoder is connected to the wordlines for receiving and decoding address information in response to a clock signal and an address signal to select a wordline for a write to a memory cell. Latch circuitry is connected to the decoder and the wordlines. The latch circuitry is responsive to the clock signal for providing the wordline signal to the selected wordline for the write to the memory cell and for removing the wordline signal from the selected wordline when the write to the memory cell is complete.Type: ApplicationFiled: July 2, 2002Publication date: January 8, 2004Inventors: Bruce Alan Gieseke, William A. McGee, Ognjen Milic-Strkalj
-
Patent number: 6512273Abstract: An integrated circuit CMOS structure and method for forming the structure provides gate sidewall spacers which are independently optimized for the n-channel and p-channel devices to improve hot-carrier lifetime while maintaining high drive currents. This is accomplished by providing polysilicon spacers for the n-channel devices and silicon nitride spacers for the p-channel devices.Type: GrantFiled: January 28, 2000Date of Patent: January 28, 2003Assignee: Advanced Micro Devices, Inc.Inventors: Zoran Krivokapic, Ognjen Milic, Sunny Cherian
-
Patent number: 6448120Abstract: A totally self-aligned transistor with a tungsten gate. A single mask is used to align the source, drain, gate and isolation areas. Overlay error is greatly reduced by the use of a single mask for these regions. A mid-gap electrode is also self-aligned to the transistor. The electrode is preferably formed from tungsten metal.Type: GrantFiled: April 17, 2001Date of Patent: September 10, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Zoran Krivokapic, Ognjen Milic
-
Patent number: 6395606Abstract: A MOS semiconductor device is formed with reduced parasitic junction capacitance and reduced gate resistance. Embodiments include forming oxide sidewall spacers on side surfaces of openings in a nitride layer exposing the substrate, and performing a channel implant. A thin gate oxide layer is then thermally grown on the exposed portion of the substrate, and a relatively thin polysilicon layer is deposited on the gate oxide layer and the spacers. A metal layer, such as tungsten, is then deposited filling the opening, and planarized, as by chemical-mechanical polishing, using the nitride layer as a polish stop. Source/drain regions are thereafter formed by ion implantation, and the source/drain regions are silicided.Type: GrantFiled: July 21, 1999Date of Patent: May 28, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Carl R. Huster, Ognjen Milic-Strkalj, Emi Ishida
-
Patent number: 6380041Abstract: An ultra-large scale integrated circuit semiconductor device having a laterally non-uniform channel doping profile is manufactured by using a Group IV element implant at an implant angle of between 0° to 60° from the vertical to create interstitials in a doped silicon substrate under the gate of the semiconductor device. After creation of the interstitials, a channel doping implantation is performed using a Group III or Group V element which is also implanted at an implant angle of between 0° to 60° from the vertical. A rapid thermal anneal is then used to drive the dopant laterally into the channel of the semiconductor device by transient enhanced diffusion.Type: GrantFiled: October 10, 2000Date of Patent: April 30, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Geoffrey Choh-Fei Yeap, Ognjen Milic, Che-Hoo Ng
-
Patent number: 6320236Abstract: An integrated semiconductor logic gate apparatus having optimized asymmetric channel regions and method for fabricating the apparatus is disclosed. The fabrication process includes ion-implanting the drain side of the channel to produce asymmetric channels on the gate transistors by using a criss-cross form of ion implantation. The criss-cross ion-implantation is performed after formation of the multiple gate stacks and is facilitated by a patterned photoresist mask that leaves an open, unprotected region above adjacent gate stacks through which the ion-implantation is performed. The criss-cross ion-implantation includes two tilt angles that are determined by tangent expressions that factor the height of the photoresist mask, the width of the unprotected opening over pairs of gate stacks and the width of the channel regions, including a distance relating to the point where the source/drain potential barrier is a minimum beneath the overlying gate stack.Type: GrantFiled: October 6, 1999Date of Patent: November 20, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Zoran Krivokapic, Ognjen Milic
-
Patent number: 6274501Abstract: A method is provided for directly measuring the source/drain resistance of a metal oxide semiconductor (MOS) device. Embodiments include partially deconstructing a typical MOS device by removing its gate and gate oxide from the substrate, as by etching, while preserving its gate sidewall spacer (typically silicon nitride). A sacrificial oxide spacer is formed on the nitride spacer, as by anisotropically etching a deposited oxide layer, and the area surrounding the sacrificial oxide spacer is filled with a layer of nitride. The sacrificial oxide spacer is then selectively etched to expose a portion of the main surface of the substrate and leave the nitride spacer and layer, thus creating a location near the edge of a source/drain region for a metal contact to be formed, as by chemical vapor deposition (CVD).Type: GrantFiled: February 2, 2000Date of Patent: August 14, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Concetta Riccobene, Ognjen Milic-Strkalj
-
Patent number: 6246096Abstract: A totally self-aligned transistor with a tungsten gate. A single mask is used to align the source, drain, gate and isolation areas. Overlay error is greatly reduced by the use of a single mask for these regions. A mid-gap electrode is also self-aligned to the transistor. The electrode is preferably formed from tungsten metal.Type: GrantFiled: June 24, 1998Date of Patent: June 12, 2001Assignee: Advanced Micro DevicesInventors: Zoran Krivokapic, Ognjen Milic
-
Patent number: 6238982Abstract: An integrated circuit process technology for simultaneously forming multiple threshold voltage devices is disclosed. Devices having both high speed and low power consumption can be fabricated for use in integrated circuits having a need for both, such as microprocessors having cache memory.Type: GrantFiled: April 13, 1999Date of Patent: May 29, 2001Assignee: Advanced Micro DevicesInventors: Zoran Krivokapic, Ognjen Milic
-
Patent number: 6229177Abstract: An ultra-large scale integrated circuit semiconductor device having a laterally non-uniform channel doping profile is manufactured by using a Group IV element implant at an implant angle of between 0° to 60° from the vertical to create interstitials in a doped silicon substrate under the gate of the semiconductor device. After creation of the interstitials, a channel doping implantation is performed using a Group III or Group V element which is also implanted at an implant angle of between 0° to 60° from the vertical. A rapid thermal anneal is then used to drive the dopant laterally into the channel of the semiconductor device by transient enhanced diffusion.Type: GrantFiled: March 30, 1998Date of Patent: May 8, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Geoffrey Choh-Fei Yeap, Ognjen Milic, Che-Hoo Ng
-
Patent number: 6180464Abstract: Channel doping is implemented such that dopants remain localized under the gate without migrating under the source/drain juctions during processing, thereby avoiding performance degradation of the finished device. Embodiments include implanting impurities at an acute angle to form a lateral channel implant localized below the gate after activation of source/drain regions, and activating the lateral channel implant by a low-temperature RTA during subsequent metal silicide formation. The use of a low-temperature RTA for electrical activation of the lateral channel implant avoids impurity migration under the source/drain junctions, thereby lowering parasitic junction capacitance and enabling the manufacture of semiconductor devices exhibiting higher circuit speeds with improved threshold voltage control.Type: GrantFiled: November 24, 1998Date of Patent: January 30, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Zoran Krivokapic, Ognjen Milic
-
Patent number: 6127717Abstract: A totally self-aligned transistor with shallow trench isolation. A single mask is used to align the source, drain, gate and isolation areas. Overlay error is greatly reduced by the use of a single mask for these regions. Channel dopant deposited in the gate area is also self-aligned to the gate of the transistor.Type: GrantFiled: June 24, 1998Date of Patent: October 3, 2000Assignee: Advanced Micro DevicesInventors: Zoran Krivokapic, Ognjen Milic
-
Patent number: 6096586Abstract: There is provided a MOS device with self-compensating threshold implant regions and a method of manufacturing the same which includes a semiconductor substrate, a partial first threshold implant forming a higher concentration layer, a gate oxide formed on the surface of the higher concentration layer, and a gate formed on a surface of the gate oxide. The MOS device further includes a second threshold implant for forming self-compensating implant regions in the substrate which is subsequently heated to define pockets. A third implant is performed to create lightly-doped source/drain regions. A sidewall spacer is formed on each side of the gate. A fourth implant is performed to create highly-doped source/drain regions between the lightly-doped source/drain regions and the pockets.Type: GrantFiled: October 14, 1997Date of Patent: August 1, 2000Assignee: Advanced Micro Devices, Inc.Inventors: Ognjen Milic-Strkalj, Geoffrey Choh-Fei Yeap
-
Patent number: 6080630Abstract: The present invention provides a method for forming a MOS device having self-compensating threshold adjust implants and reduced junction capacitance. A semiconductor substrate of a first conductivity type is provided. A gate oxide is formed on the surface of the semiconductor substrate, and a polysilicon gate is formed on the surface of the gate oxide. A first implant of a dopant of the first conductivity type is performed so as to form self-compensating implant regions in the semiconductor substrate on opposite sides of the gate. Disposable sidewall spacers are then formed around the polysilicon gate. A second implant of a dopant of a second conductivity type is performed so as to create highly-doped source/drain regions which are self-aligned to the sidewall spacers.Type: GrantFiled: February 3, 1999Date of Patent: June 27, 2000Assignee: Advanced Micro Devices, Inc.Inventors: Ognjen Milic-Strkalj, Richard Rouse, Zoran Krivokapic
-
Patent number: 6015740Abstract: A method of making a semiconductor device forms a gate on a substrate and provides a self-aligned diffusion source on the substrate, without the use of a mask. The diffusion source provides dopant material into the substrate. The self-aligning of the diffusion source avoids misalignment of the mask and improper doping. When the diffusion source is polysilicon or amorphous silicon, subsequent patterning and siliciding of the polysilicon forms silicided interconnect straps available for interconnecting devices on the semiconductor wafer.Type: GrantFiled: February 10, 1997Date of Patent: January 18, 2000Assignee: Advanced Micro Devices, Inc.Inventor: Ognjen Milic-Strkalj
-
Patent number: 6008094Abstract: An integrated semiconductor logic gate apparatus having optimized asymmetric channel regions and method for fabricating the apparatus is disclosed. The fabrication process includes ion-implanting the drain side of the channel to produce asymmetric channels on the gate transistors by using a criss-cross form of ion implantation. The criss-cross ion-implantation is performed after formation of the multiple gate stacks and is facilitated by a patterned photoresist mask that leaves an open, unprotected region above adjacent gate stacks through which the ion-implantation is performed. The criss-cross ion-implantation includes two tilt angles that are determined by tangent expressions that factor the height of the photoresist mask, the width of the unprotected opening over pairs of gate stacks and the width of the channel regions, including a distance relating to the point where the source/drain potential barrier is a minimum beneath the overlying gate stack.Type: GrantFiled: December 5, 1997Date of Patent: December 28, 1999Assignee: Advanced Micro DevicesInventors: Zoran Krivokapic, Ognjen Milic