Patents by Inventor Ori Weber
Ori Weber has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10387350Abstract: A configurable sponge function engine. The configurable engine includes a register having bitrate and capacity sections, each having a variable size, where a sum of the bitrate and capacity sizes is fixed. A controller generates a bitrate size indication. A configurable message processor receives an input message from an input bus, receives the size indication, fragments the input message into fragmented blocks of a size specified by the size indication, and converts the blocks to a bus width of the bitrate and capacity sizes. An iterative calculator receives the blocks, performs iterative processing operations on the blocks, and stores a result of each operation in the register overwriting a previous register value. An output adaptor receives a value stored in the register after the block corresponding to the end of the input message is processed and outputs the register value converted to have an output bus width.Type: GrantFiled: December 21, 2017Date of Patent: August 20, 2019Assignee: Amazon Technologies, Inc.Inventors: Ron Diamant, Ori Weber, Omer Shaked
-
Patent number: 10284226Abstract: A computing system includes a network interface, a processor, and a decompression circuit. In response to a compression request from the processor the decompression circuit compresses data to produce compressed data and transmits the compressed data through the network interface. In response to a decompression request from the processor for compressed data the decompression circuit retrieves the requested compressed data, speculatively detects codewords in each of a plurality of overlapping bit windows within the compressed data, selects valid codewords from some, but not all of the overlapping bit windows, decodes the selected valid codewords to generate decompressed data, and provides the decompressed data to the processor.Type: GrantFiled: July 9, 2018Date of Patent: May 7, 2019Assignee: Amazon Technologies, Inc.Inventors: Ron Diamant, Michael Baranchik, Ori Weber
-
Patent number: 10218382Abstract: The following description is directed to decompression using cascaded history buffers. In one example, an apparatus can include a decompression pipeline configured to decompress compressed data comprising code words that reference a history of decompressed data generated from the compressed data. The apparatus can include a first-level history buffer configured to store a more recent history of the decompressed data received from the decompression pipeline. The apparatus can include a second-level history buffer configured to store a less recent history of the decompressed data received from the first-level history buffer.Type: GrantFiled: May 10, 2018Date of Patent: February 26, 2019Assignee: Amazon Technologies, Inc.Inventors: Ori Weber, Ron Diamant, Yair Sandberg
-
Patent number: 10187081Abstract: Disclosed herein are techniques for improving compression ratio for dictionary-based data compression. A method includes receiving a data block to be compressed, selecting an initial compression dictionary from a plurality of initial compression dictionaries based on a characteristic of the data block, loading the initial compression dictionary into an adaptive compression dictionary in a buffer, and compressing the data block using the adaptive compression dictionary. The method also includes updating the adaptive compression dictionary based on data in the data block that has been compressed, while compressing the data block.Type: GrantFiled: June 26, 2017Date of Patent: January 22, 2019Assignee: Amazon Technologies, Inc.Inventors: Ron Diamant, Ori Weber
-
Patent number: 10168909Abstract: Described herein are techniques for providing data compression and decompression within the bounds of hardware constraints. In some embodiments, the disclosure provides that a processing entity may load a portion of a data stream into a memory buffer. In some embodiments, the size of the portion of data loaded into the memory buffer may be determined based on a capacity of the memory buffer. The processing entity may determine whether the portion of data loaded into the memory buffer includes matching data segments. Upon determining that the portion of data does not include matching data segments, the processing entity may generate a sequence that includes uncompressed data and an indication that the sequence contains no matching data segments.Type: GrantFiled: March 29, 2016Date of Patent: January 1, 2019Assignee: Amazon Technologies, Inc.Inventors: Ron Diamant, Svetlana Kantorovych, Georgy Machulsky, Ori Weber, Nafea Bshara
-
Publication number: 20180375528Abstract: The following description is directed to decompression using cascaded history buffers. In one example, an apparatus can include a decompression pipeline configured to decompress compressed data comprising code words that reference a history of decompressed data generated from the compressed data. The apparatus can include a first-level history buffer configured to store a more recent history of the decompressed data received from the decompression pipeline. The apparatus can include a second-level history buffer configured to store a less recent history of the decompressed data received from the first-level history buffer.Type: ApplicationFiled: May 10, 2018Publication date: December 27, 2018Applicant: Amazon Technologies, Inc.Inventors: Ori Weber, Ron Diamant, Yair Sandberg
-
Patent number: 10136818Abstract: A method of providing an intraoperative magnetic resonance image of a target site of a patient body at which a medical procedure is performed comprising determining a rigid body transform that transforms a high resolution preoperative magnetic resonance image, MRIo, of the target site to a preoperative magnetic resonance image, iMRIo, of the target site acquired by an interoperative iMRI scanner, and a non-rigid body transform that transforms the iMRIo image to an image iMRI1 image of the site acquired by the interoperative iMRI scanner during the medical procedure, and using the rigid and non-rigid body transforms to transform the high resolution MRIo image.Type: GrantFiled: April 28, 2015Date of Patent: November 27, 2018Assignees: Tel Hashomer Medical Research, Infrastructure and Services Ltd., Ramot at Tel Aviv University Ltd.Inventors: Eli Konen, Arnaldo Mayer, Moshe Hadani, Nahum Kiryati, Ori Weber
-
Patent number: 10020819Abstract: A computing system includes a network interface, a processor, and a decompression circuit. In response to a compression request from the processor the decompression circuit compresses data to produce compressed data and transmits the compressed data through the network interface. In response to a decompression request from the processor for compressed data the decompression circuit retrieves the requested compressed data, speculatively detects codewords in each of a plurality of overlapping bit windows within the compressed data, selects valid codewords from some, but not all of the overlapping bit windows, decodes the selected valid codewords to generate decompressed data, and provides the decompressed data to the processor.Type: GrantFiled: September 28, 2017Date of Patent: July 10, 2018Assignee: Amazon Technologies, Inc.Inventors: Ron Diamant, Michael Baranchik, Ori Weber
-
Patent number: 9983851Abstract: A hardware circuit computes a checksum using a technique such as the Adler-32 checksum algorithm. The hardware circuit may include one or more serially-connected chains of adders followed by a modulus circuit. The modulus circuit produces a modulus value in N, where N is not an integer power of 2. In some examples, N is 65,521. In some examples, the modulus circuit may produce a modulus value modulo 216 and then correct that value to modulo N. In other examples, the modulus circuit may include selection logic that selects an appropriate integer multiple of 65,521 to determine the modulo 65,521 result directly.Type: GrantFiled: September 23, 2016Date of Patent: May 29, 2018Assignee: Amazon Technologies, Inc.Inventors: Ron Diamant, Michael Baranchik, Svetlana Kantorovych, Ori Weber
-
Patent number: 9973205Abstract: The following description is directed to decompression using cascaded history buffers. In one example, an apparatus can include a decompression pipeline configured to decompress compressed data comprising code words that reference a history of decompressed data generated from the compressed data. The apparatus can include a first-level history buffer configured to store a more recent history of the decompressed data received from the decompression pipeline. The apparatus can include a second-level history buffer configured to store a less recent history of the decompressed data received from the first-level history buffer.Type: GrantFiled: June 26, 2017Date of Patent: May 15, 2018Assignee: Amazon Technologies, Inc.Inventors: Ori Weber, Ron Diamant, Yair Sandberg
-
Patent number: 9880960Abstract: A configurable sponge function engine. The configurable engine includes a state register having bitrate and capacity sections, each having a variable size, where a sum of the bitrate and capacity sizes is fixed. A controller generates a bitrate size indication. A configurable message processor receives an input message from an input bus, receives the size indication, fragments the input message into fragmented blocks of a size specified by the size indication, and converts the blocks to a bus width of the bitrate and capacity sizes. An iterative calculator receives the blocks, performs iterative processing operations on the blocks, and stores a result of each operation in the state register overwriting a previous register value. An output adaptor receives a value stored in the state register after the block corresponding to the end of the input message is processed and outputs the register value converted to have an output bus width.Type: GrantFiled: September 29, 2015Date of Patent: January 30, 2018Assignee: Amazon Technologies, Inc.Inventors: Ron Diamant, Ori Weber, Omer Shaked
-
Patent number: 9727686Abstract: The invention relates to a method for reducing the number of flip-flops in a VLSI design that require data retention, thereby eliminating the respective backup cells for those flip flops, the method comprises the steps of: (a) defining one or more criteria for non-essentiality of backup cells! (b) during the physical design stage, analyzing the VLSI design based on said one or more criteria for non-essentiality, and finding those flip-flops that meet these criteria, wherein said analysis is performed at the gate level, independent from any higher level representation of the design; and (c) eliminating from the VLSI design those backup cells for all non-essential flip-flops that meet one or more of said criteria for non-essentiality, thereby leaving in the design only those backup cells for those flip-flops that do not meet any of said criteria.Type: GrantFiled: January 2, 2014Date of Patent: August 8, 2017Assignee: B.G. Negev Technologies and Applications LTD.Inventors: Shlomo Greenberg, Evgeny Paperno, Yossi Rabinowicz, Ron Tsechanski, Erez Manor, Ori Weber
-
Patent number: 9698819Abstract: A method for generating Huffman codewords to encode a dataset includes selecting a Huffman tree type from a plurality of different Huffman tree types. Each of the Huffman tree types specifies a different range of codeword length in a Huffman tree. A Huffman tree of the selected type is produced by: determining a number of nodes available to be allocated as leaves in each level of the Huffman tree accounting for allocation of leaves in each level of the Huffman tree; allocating nodes to be leaves such that the number of nodes allocated in a given level of the Huffman tree is constrained to be no more than the number of nodes available to be allocated in the given level; and assigning the leaves to symbols of the dataset based an assignment strategy selected from a plurality of assignment strategies to produce symbol codeword information.Type: GrantFiled: December 23, 2016Date of Patent: July 4, 2017Assignee: AMAZON TECHNOLOGIES, INC.Inventors: Michael Baranchik, Ron Diamant, Muhannad Ghanem, Ori Weber
-
Publication number: 20170046826Abstract: A method of providing an intraoperative magnetic resonance image of a target site of a patient body at which a medical procedure is performed, the method comprising: acquiring a high resolution preoperative magnetic resonance image (MRI), MRI0, of a first region of the patient comprising the target site, the MRI0 image comprising a plurality of slices MRI0 n having voxels; acquiring a preoperative, iMRI0 image of a second region of the patient comprising the target site, using an iMRI scanner having a field of view (FOV), the iMRI0 image comprising plurality of slices iMRI0 m having voxels; registering the MRI0 image to the iMRI0 image to provide a rigid body transform (RT0) that transforms the MRI0 to the iMRI0 image; acquiring an IMRI1 image of the target site during performance of the procedure; registering the image iMRI0 to the iMRIj image to obtain a non-rigid body transform (NRT); and applying RT0 and NRT to MRI0 to provide a high resolution (hiQ-iMRIj) image.Type: ApplicationFiled: April 28, 2015Publication date: February 16, 2017Inventors: Eli KONEN, Arnaldo MAYER, Moshe HADANI, Nahum KIRYATI, Ori WEBER
-
Publication number: 20150339435Abstract: The invention relates to a method for reducing the number of flip-flops in a VLSI design that require data retention, thereby eliminating the respective backup cells for those flip flops, the method comprises the steps of: (a) defining one or more criteria for non-essentiality of backup cells! (b) during the physical design stage, analyzing the VLSI design based on said one or more criteria for non-essentiality, and finding those flip-flops that meet these criteria, wherein said analysis is performed at the gate level, independent from any higher level representation of the design; and (c) eliminating from the VLSI design those backup cells for all non-essential flip-flops that meet one or more of said criteria for non-essentiality, thereby leaving in the design only those backup cells for those flip-flops that do not meet any of said criteria.Type: ApplicationFiled: January 2, 2014Publication date: November 26, 2015Inventors: Shlomo Greenberg, Evgeny Paperno, Yossi Rabinowicz, Ron Tsechanski, Erez Manor, Ori Weber