Patents by Inventor Osamu Shinya
Osamu Shinya has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20170094074Abstract: To transmit and receive phase detection image data together with visible image data through a standard of a DisplayPort (trademark). Information of phase detection pixels in lines L1 to L15 in which there are phase detection pixels set onto an effective pixel region 71 is arranged in a horizontal blanking region 73 as phase detection image data packet 83. The information of the phase detection image data packet is set onto a vertical blanking region 72 as phase detection image information packet 82. Thus, the phase detection image data is transmitted and received together with the visible image data generated by the effective pixel region 71. The present technology can be applied to the DisplayPort.Type: ApplicationFiled: March 13, 2015Publication date: March 30, 2017Inventors: TAKASHI YOKOKAWA, OSAMU SHINYA, MASAKUNI MIYAMOTO
-
Patent number: 9172497Abstract: A data processing device and a data processing method that can readily process control data having its PAPR improved. In a transmission device, a padder pads control data necessary for demodulation with zeros as dummy data, and a scrambler scrambles the padded control data (post-padding control data). A replacement unit replaces scrambled dummy data in the scrambled post-padding control data with the dummy data, and a BCH encoder and an LDPC encoder perform BCH encoding and LDPC encoding as error correction encoding on the replacement data obtained through the replacement. A shortening unit performs shortening by deleting the dummy data contained in the LDPC code and puncturing the parity bits of the LDPC code. The device can be applied in cases where control data is subjected to error correction encoding and is then transmitted, for example.Type: GrantFiled: November 14, 2011Date of Patent: October 27, 2015Assignee: SONY CORPORATIONInventors: Osamu Shinya, Takashi Yokokawa, Lachlan Bruce Michael
-
Patent number: 8799739Abstract: A receiving apparatus includes: an LDPC decoding device configured such that when an LDPC-coded data signal, LDPC representing Low Density Parity Check, and an LDPC-coded transmission control signal are transmitted in multiplexed fashion, the LDPC decoding device can decode both the data signal and the transmission control signal; a holding device configured to be located upstream of the LDPC decoding device and to hold at least the transmission control signal upon receipt of the data signal and the transmission control signal; and a control device configured to control the LDPC decoding device to decode the data signal while the transmission control signal is being accumulated in the holding device and to interrupt the current decoding so as to control the LDPC decoding device to decode the transmission control signal when the transmission control signal has been accumulated in the holding device.Type: GrantFiled: March 17, 2010Date of Patent: August 5, 2014Assignee: Sony CorporationInventors: Takashi Yokokawa, Osamu Shinya
-
Patent number: 8553809Abstract: A reception apparatus is disclosed which includes: a reception section configured to receive an orthogonal frequency division multiplexing signal known as an OFDM signal formed by modulating common packet sequences and data packet sequences, the common packet sequences being made up of packets common to a plurality of streams, the data packet sequences being constituted by packets unique to each of the plurality of streams; an acquisition section configured to acquire decoding information for decoding the original streams from the common packet sequences and the data packet sequences obtained by demodulating the received OFDM signal; and a search section configured to search for the common packet sequence needed to decode the original streams from the designated data packet sequence on the basis of the acquired decoding information.Type: GrantFiled: November 24, 2010Date of Patent: October 8, 2013Assignee: Sony CorporationInventors: Osamu Shinya, Takashi Horiguchi
-
Publication number: 20130246883Abstract: A data processing device and a data processing method that can readily process control data having its PAPR improved. In a transmission device, a padder pads control data necessary for demodulation with zeros as dummy data, and a scrambler scrambles the padded control data (post-padding control data). A replacement unit replaces scrambled dummy data in the scrambled post-padding control data with the dummy data, and a BCH encoder and an LDPC encoder perform BCH encoding and LDPC encoding as error correction encoding on the replacement data obtained through the replacement. A shortening unit performs shortening by deleting the dummy data contained in the LDPC code and puncturing the parity bits of the LDPC code. The device can be applied in cases where control data is subjected to error correction encoding and is then transmitted, for example.Type: ApplicationFiled: November 14, 2011Publication date: September 19, 2013Applicant: SONY CORPORATIONInventors: Osamu Shinya, Takashi Yokokawa, Lachlan Bruce Michael
-
Patent number: 8503583Abstract: A receiver that receives an Orthogonal Frequency Division Multiplexing (OFDM) signal obtained by modulating a common packet sequence and data packet sequence. The common packet sequence is made up of packets common to a plurality of streams. The data packet sequence is made up of packets specific to one of the plurality of streams. The receiver sorts the common packet sequence, obtained by demodulating the received OFDM signal, in the time domain, and sorts the data packet sequence, obtained by demodulating the received OFDM signal, in the time domain. The receiver then switches the output for error correction from the one sorting over to the other sorting if, while the one sorting supplies its output to the error correction, the other sorting completes its input of a predetermined unit of information to be processed.Type: GrantFiled: November 24, 2010Date of Patent: August 6, 2013Assignee: Sony CorporationInventors: Takashi Yokokawa, Osamu Shinya, Hitoshi Sakai
-
Patent number: 8375268Abstract: A receiving apparatus includes: a first decoding means for performing, every time frame data in which an inner code and an outer code are used as error correction codes is transmitted thereto, decoding processing employing the inner code and outputting decoded data; a storing means for storing the decoded data; a second decoding means for applying decoding processing employing the outer code to the decoded data; and a control means for controlling storage and output of the decoded data in and from the storing means to suspend, while the control means causes the storing means to output first decoded data as the decoded data of a decoding result of first frame data to the second decoding means, when the first decoding means starts output of second decoded data as the decoded data of a decoding result of second frame data following the first frame data, the output of the first decoded data to the second decoding means and cause the storing means to store the second decoded data and, when the storage of the seconType: GrantFiled: September 22, 2010Date of Patent: February 12, 2013Assignee: Sony CorporationInventors: Osamu Shinya, Takashi Yokokawa, Naoki Yoshimochi
-
Patent number: 8209581Abstract: A receiving apparatus including, an LDPC decoder configured to decode both of the data signal and the transmission control signal, a data signal input buffer arranged before the LDPC decoder and configured to hold the received data signal and a transmission control signal input buffer arranged before the LDPC decoder and configured to hold the received transmission control signal, and a controller configured to select one of the data signal held in the data signal input buffer and the transmission control signal held in the transmission control signal input buffer as a signal subject to decoding and transmit the selected signal to the LDPC decoder to make the LDPC decoder decode the signal subject to decoding.Type: GrantFiled: October 17, 2008Date of Patent: June 26, 2012Assignee: Sony CorporationInventors: Takashi Yokokawa, Satoshi Okada, Osamu Shinya
-
Patent number: 8176402Abstract: A decoding apparatus includes a memory and a receiving unit and is adapted to decode data in units of codewords each including a parity part. The memory has a storage capacity capable of storing at least data with a length equal to the length of one codeword. The receiving unit receives, as received values, elements of a codeword in a bit-interleaved form, performs bit deinterleaving and parity permutating on the received values, and stores the resultant received values in the memory.Type: GrantFiled: April 25, 2008Date of Patent: May 8, 2012Assignee: Sony CorporationInventors: Takashi Yokokawa, Yuichi Hirayama, Osamu Shinya, Satoshi Okada, Kazuhiro Oguchi
-
Publication number: 20120110415Abstract: The present disclosure provides a decoding apparatus including, a storage section configured to store a reception value, a detection section configured to detect an error in the reception value, an error correction section configured to correct an error detected by the detection section with respect to the reception value, and a control section configured to control reading of the reception value from the storage section, wherein the control section controls first reading such that the reception value is read into the detection section and, after detection of an error by the detection section, second reading such that substantially the same reception value as that in the first reading is read into the error correction section.Type: ApplicationFiled: September 21, 2011Publication date: May 3, 2012Applicant: Sony CorporationInventors: Takashi Yokokawa, Osamu Shinya, Yutaka Nakada, Ryoji Ikegaya
-
Patent number: 8166363Abstract: A decoding device and method for decoding an LDPC code with high accuracy while suppressing an increase of the scale of a device. A check node calculator (181) performs check node calculations including calculations of a nonlinear function ?(x) and its inverse function ??1(x) of the nonlinear function so as to decode an LDPC code. A variable node calculator (103) performs variable node calculation of a variable node so as to decode the LDPC code. The check node calculator (181) has an LUT which receives a fixed-point quantized value expressing a numerical value with a fixed quantization width and outputs the result of the calculation of the nonlinear function ?(x) as a semi-floating point quantized value which is a bit sequence expressing a numerical value with a quantization width determined by a part of a bit sequence and an LUT which receives a semi-floating point quantized value and outputs the result of the calculation of the inverse function ??1(x) as a fixed point quantized value.Type: GrantFiled: September 7, 2006Date of Patent: April 24, 2012Assignee: Sony CorporationInventors: Osamu Shinya, Takashi Yokokawa, Yuji Shinohara, Toshiyuki Miyauchi
-
Patent number: 8086934Abstract: A decoding apparatus and method are capable of decoding LDPC codes with a high degree of precision while preventing the circuit scale of the decoding apparatus from increasing. A computation section carries out a first computation process corresponding to three check-node processes by making use of decoding intermediate results supplied from a decoding intermediate result storage memory by way of a cyclic shift circuit, and stores the result of the first computation process in a decoding intermediate result storage memory. A computation section carries out a second computation process corresponding to six variable-node processes by making use of decoding intermediate results supplied from a decoding intermediate result storage memory by way of a cyclic shift circuit, and stores the decoding intermediate result in the decoding intermediate result storage memory.Type: GrantFiled: April 20, 2006Date of Patent: December 27, 2011Assignee: Sony CorporationInventors: Takashi Yokokawa, Toshiyuki Miyauchi, Osamu Shinya
-
Publication number: 20110158354Abstract: Disclosed herein is a receiver including a receiving section, a first sorting section, a second sorting section, and a switching section.Type: ApplicationFiled: November 24, 2010Publication date: June 30, 2011Applicant: Sony CorporationInventors: Takashi YOKOKAWA, Osamu Shinya, Hitoshi Sakai
-
Publication number: 20110158355Abstract: A reception apparatus is disclosed which includes: a reception section configured to receive an orthogonal frequency division multiplexing signal known as an OFDM signal formed by modulating common packet sequences and data packet sequences, the common packet sequences being made up of packets common to a plurality of streams, the data packet sequences being constituted by packets unique to each of the plurality of streams; an acquisition section configured to acquire decoding information for decoding the original streams from the common packet sequences and the data packet sequences obtained by demodulating the received OFDM signal; and a search section configured to search for the common packet sequence needed to decode the original streams from the designated data packet sequence on the basis of the acquired decoding information.Type: ApplicationFiled: November 24, 2010Publication date: June 30, 2011Applicant: Sony CorporationInventors: OSAMU SHINYA, TAKASHI HORIGUTI
-
Publication number: 20110099453Abstract: A receiving apparatus includes: a first decoding means for performing, every time frame data in which an inner code and an outer code are used as error correction codes is transmitted thereto, decoding processing employing the inner code and outputting decoded data; a storing means for storing the decoded data; a second decoding means for applying decoding processing employing the outer code to the decoded data; and a control means for controlling storage and output of the decoded data in and from the storing means to suspend, while the control means causes the storing means to output first decoded data as the decoded data of a decoding result of first frame data to the second decoding means, when the first decoding means starts output of second decoded data as the decoded data of a decoding result of second frame data following the first frame data, the output of the first decoded data to the second decoding means and cause the storing means to store the second decoded data and, when the storage of the seconType: ApplicationFiled: September 22, 2010Publication date: April 28, 2011Applicant: Sony CorporationInventors: Osamu SHINYA, Takashi Yokokawa, Naoki Yoshimochi
-
Publication number: 20100251078Abstract: A receiving apparatus includes: an LDPC decoding device configured such that when an LDPC-coded data signal, LDPC representing Low Density Parity Check, and an LDPC-coded transmission control signal are transmitted in multiplexed fashion, the LDPC decoding device can decode both the data signal and the transmission control signal; a holding device configured to be located upstream of the LDPC decoding device and to hold at least the transmission control signal upon receipt of the data signal and the transmission control signal; and a control device configured to control the LDPC decoding device to decode the data signal while the transmission control signal is being accumulated in the holding device and to interrupt the current decoding so as to control the LDPC decoding device to decode the transmission control signal when the transmission control signal has been accumulated in the holding device.Type: ApplicationFiled: March 17, 2010Publication date: September 30, 2010Inventors: Takashi YOKOKAWA, Osamu SHINYA
-
Patent number: 7657820Abstract: A decoding device for decoding an LDPC (Low Density Parity Check) code. The decoding device may include a first operation unit for performing a check node operation for decoding the LDPC code, the operation including an operation of a nonlinear function and an operation of an inverse function of the nonlinear function; and a second operation unit for performing a variable node operation for decoding the LDPC code. The first operation unit includes a first converting unit for converting a first quantization value assigned to a numerical value into a second quantization value representing a numerical value with a higher precision than the first quantization value, and a second converting unit for converting the second quantization value into the first quantization value.Type: GrantFiled: April 24, 2006Date of Patent: February 2, 2010Assignee: Sony CorporationInventors: Takashi Yokokawa, Yuji Shinohara, Osamu Shinya
-
Publication number: 20090304111Abstract: A decoding device and method for decoding an LDPC code with high accuracy while suppressing an increase of the scale of a device. A check node calculator (181) performs check node calculations including calculations of a nonlinear function ?(x) and its inverse function ??1(x) of the nonlinear function so as to decode an LDPC code. A variable node calculator (103) performs variable node calculation of a variable node so as to decode the LDPC code. The check node calculator (181) has an LUT which receives a fixed-point quantized value expressing a numerical value with a fixed quantization width and outputs the result of the calculation of the nonlinear function ?(x) as a semi-floating point quantized value which is a bit sequence expressing a numerical value with a quantization width determined by a part of a bit sequence and an LUT which receives a semi-floating point quantized value and outputs the result of the calculation of the inverse function ??1(x) as a fixed point quantized value.Type: ApplicationFiled: September 7, 2006Publication date: December 10, 2009Inventors: Osamu Shinya, Takashi Yokokawa, Yuji Shinohara, Toshiyuki Miyauchi
-
Publication number: 20090217121Abstract: The present invention relates to a decoding apparatus and a decoding method, which are capable of decoding LDPC codes with a high degree of precision while preventing the circuit scale of the decoding apparatus from increasing. A computation section 1102 carries out a first computation process corresponding to three check-node processes by making use of decoding intermediate results D1101 supplied from a decoding intermediate result storage memory 1104 by way of a cyclic shift circuit 1101, and stores the result of the first computation process in a decoding intermediate result storage memory 1103. A computation section 415 carries out a second computation process corresponding to six variable-node processes by making use of decoding intermediate results D414 supplied from a decoding intermediate result storage memory 1103 by way of a cyclic shift circuit, and stores the decoding intermediate result D415 in the decoding intermediate result storage memory 1104.Type: ApplicationFiled: April 20, 2006Publication date: August 27, 2009Inventors: Takashi Yokokawa, Toshiyuki Miyauchi, Osamu Shinya
-
Publication number: 20090106622Abstract: A receiving apparatus including, an LDPC decoder configured to decode both of the data signal and the transmission control signal, a data signal input buffer arranged before the LDPC decoder and configured to hold the received data signal and a transmission control signal input buffer arranged before the LDPC decoder and configured to hold the received transmission control signal, and a controller configured to select one of the data signal held in the data signal input buffer and the transmission control signal held in the transmission control signal input buffer as a signal subject to decoding and transmit the selected signal to the LDPC decoder to make the LDPC decoder decode the signal subject to decoding.Type: ApplicationFiled: October 17, 2008Publication date: April 23, 2009Inventors: Takashi Yokokawa, Satoshi Okada, Osamu Shinya