Patents by Inventor Osvaldo J. Lopez
Osvaldo J. Lopez has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9779967Abstract: A power field-effect transistor package is fabricated. A leadframe including a flat plate and a coplanar flat strip spaced from the plate is provided. The plate has a first thickness and the strip has a second thickness smaller than the first thickness. A field-effect power transistor chip having a third thickness is provided. A first and second contact pad on one chip side and a third contact pad on the opposite chip side are created. The first pad is attached to the plate and the second pad to the strip. Terminals are concurrently attached to the plate and the strip so that the terminals are coplanar with the third contact pad. The thickness difference between plate and strip and spaces between chip and terminals is filled with an encapsulation compound having a surface coplanar with the plate and the opposite surface coplanar with the third pad and terminals. The chip, leadframe and terminals are integrated into a package having a thickness equal to the sum of the first and third thicknesses.Type: GrantFiled: September 15, 2015Date of Patent: October 3, 2017Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Juan A Herbsommer, Osvaldo J Lopez, Jonathan A Noquil
-
Patent number: 9508633Abstract: A field-effect transistor package includes a leadframe with a first linear thickness (150a) and a leadframe pad (151) of a reduced thickness; a first terminal of a field-effect transistor chip (140) attached to the pad and a second and a third terminal remote from the pad; a metal sheet (110) of a second linear thickness (110a) connecting the second transistor terminal to a package terminal; a metal sheet (112) of a third linear thickness (112a) connecting the third transistor terminal to a package terminal; the sum of the first linear thickness (about 0.125 mm) and the second linear thickness (about 0.125 mm) plus attach material (about 0.05 mm) comprising the package thickness (about 0.3 mm).Type: GrantFiled: August 22, 2011Date of Patent: November 29, 2016Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Juan A. Herbsommer, Osvaldo J. Lopez, Jonathan A. Noquil
-
Publication number: 20160005627Abstract: A power field-effect transistor package is fabricated. A leadframe including a flat plate and a coplanar flat strip spaced from the plate is provided. The plate has a first thickness and the strip has a second thickness smaller than the first thickness. A field-effect power transistor chip having a third thickness is provided. A first and second contact pad on one chip side and a third contact pad on the opposite chip side are created. The first pad is attached to the plate and the second pad to the strip. Terminals are concurrently attached to the plate and the strip so that the terminals are coplanar with the third contact pad. The thickness difference between plate and strip and spaces between chip and terminals is filled with an encapsulation compound having a surface coplanar with the plate and the opposite surface coplanar with the third pad and terminals. The chip, leadframe and terminals are integrated into a package having a thickness equal to the sum of the first and third thicknesses.Type: ApplicationFiled: September 15, 2015Publication date: January 7, 2016Inventors: Juan A HERBSOMMER, Osvaldo J LOPEZ, Jonathan A NOQUIL
-
Patent number: 9165865Abstract: A packaged power transistor device (100) having a leadframe including a flat plate (110) and a coplanar flat strip (120) spaced from the plate, the plate having a first thickness (110a) and the strip having a second thickness (120a) smaller than the first thickness, the plate and the strip having terminals (212; 121a). A field-effect power transistor chip (210) having a third thickness (210a), a first and a second contact pad on one chip side, and a third contact pad (211) on the opposite chip side, the first pad being attached to the plate, the second pad being attached to the strip, and the third pad being coplanar with the terminals.Type: GrantFiled: April 7, 2011Date of Patent: October 20, 2015Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Juan A Herbsommer, Osvaldo J Lopez, Jonathan A Noquil
-
Patent number: 8910369Abstract: A method for fabricating a power supply converter comprises a load inductor wrapped by a metal sleeve structured to transform the inductor into a heat sink positioned to deposit layers of solder paste on a sleeve surface and on the inductor leads. A metal carrier having a portion of a first thickness and portions of a greater second thickness is placed on the solder layers of the inductor. The carrier portion of first thickness is aligned with the inductor sleeve. The carrier portions of second thickness are aligned with the inductor leads. A sync and a control FET are placed side-by-side on solder layers deposited on the carrier portion of first thickness opposite the inductor sleeve. Reflowing is preformed and the solder layers are solidified. The FETs, the carrier and the inductor become integrated and the un-soldered surfaces of the FETs and the carrier portions of second thickness become coplanar.Type: GrantFiled: May 12, 2014Date of Patent: December 16, 2014Assignee: Texas Instruments IncorporatedInventors: Juan A Herbsommer, Osvaldo J Lopez, Jonathan A Noquil, David Jauregui, Lucian Hriscu
-
Publication number: 20140247562Abstract: An apparatus includes a heat-generating component and a thermally inert component positioned in close proximity to the heat-generating component.Type: ApplicationFiled: May 12, 2014Publication date: September 4, 2014Applicant: Texas Instruments IncorporatedInventors: Juan A. Herbsommer, Osvaldo J. Lopez, Jonathan A. Noquil, David Jauregui, Lucian Hriscu
-
Publication number: 20140245598Abstract: A method for fabricating a power supply converter comprises a load inductor wrapped by a metal sleeve structured to transform the inductor into a heat sink positioned to deposit layers of solder paste on a sleeve surface and on the inductor leads. A metal carrier having a portion of a first thickness and portions of a greater second thickness is placed on the solder layers of the inductor. The carrier portion of first thickness is aligned with the inductor sleeve. The carrier portions of second thickness are aligned with the inductor leads. A sync and a control FET are placed side-by-side on solder layers deposited on the carrier portion of first thickness opposite the inductor sleeve. Reflowing is preformed and the solder layers are solidified. The FETs, the carrier and the inductor become integrated and the un-soldered surfaces of the FETs and the carrier portions of second thickness become coplanar.Type: ApplicationFiled: May 12, 2014Publication date: September 4, 2014Applicant: Texas Instruments IncorporatedInventors: Juan A. Herbsommer, Osvaldo J. Lopez, Jonathan A. Noquil, David Jauregui, Lucian Hriscu
-
Patent number: 8760872Abstract: A power supply converter (100) comprising a first FET (210) connected to ground (230), the first FET coupled to a second FET (220) tied to an input terminal (240), both FETs conductively attached side-by-side to a first surface of a metal carrier (120) and operating as a converter generating heat; and a packaged load inductor (110) tied to the carrier and an output terminal (241), the inductor package wrapped by a metal sleeve (113) in touch with the opposite surface of the metal carrier, the sleeve operable to spread and radiate the heat generated by the converter.Type: GrantFiled: September 28, 2011Date of Patent: June 24, 2014Assignee: Texas Instruments IncorporatedInventors: Juan A. Herbsommer, Osvaldo J Lopez, Jonathan A Noquil, David Jauregui, Lucian Hriscu
-
Patent number: 8546925Abstract: A packaged power supply module (100) comprising a chip (110) with a first power field effect transistor (FET) and a second chip (120) with a second FET conductively attached side-by-side onto a conductive carrier (130), the transistors having bond pads of a first area (210) and the carrier having bond pads of a second area (230) smaller than the first area. Conductive bumps (114, 115, 124, 125) attached to the transistor bond pads and conductive bumps (126) attached to the carrier bond pads have equal volume and are coplanar (150), the bumps on the transistor pads having a first height and the bumps on the carrier pads having a second height greater than the first height.Type: GrantFiled: September 28, 2011Date of Patent: October 1, 2013Assignee: Texas Instruments IncorporatedInventors: Juan A. Herbsommer, Osvaldo J. Lopez, Jonathan A. Noquil, David Jauregui, Mark E. Granahan
-
Patent number: 8431979Abstract: A power supply module (400) comprising a metal leadframe with a pad (401) and a first metal clip (440) including a plate (440a), an extension (440b) and a ridge (440c); the plate and extension are spaced from the leadframe pad, and the ridge connected to an input supply. A synchronous Buck converter is in the space between the clip plate and the leadframe pad, the converter including a control FET die (410) soldered onto a sync FET die (420), the clip plate soldered to the control die having an input inductance (462), and the sync die soldered to the leadframe pad having an output capacitance. A capacitor (480a, 480b) integrated into the space between the clip extension and the leadframe pad, the clip extension soldered to the capacitor having a desired integrated inductance (463) operable to channel electrical energy from the switch node to ground.Type: GrantFiled: April 1, 2011Date of Patent: April 30, 2013Assignee: Texas Instruments IncorporatedInventors: Juan A Herbsommer, Osvaldo J Lopez, Jonathan A Noquil, David Jauregui
-
Publication number: 20130077250Abstract: A power supply converter (100) comprising a first FET (210) connected to ground (230), the first FET coupled to a second FET (220) tied to an input terminal (240), both FETs conductively attached side-by-side to a first surface of a metal carrier (120) and operating as a converter generating heat; and a packaged load inductor (110) tied to the carrier and an output terminal (241), the inductor package wrapped by a metal sleeve (113) in touch with the opposite surface of the metal carrier, the sleeve operable to spread and radiate the heat generated by the converter.Type: ApplicationFiled: September 28, 2011Publication date: March 28, 2013Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Juan A. HERBSOMMER, Osvaldo J. LOPEZ, Jonathan A. NOQUIL, David JAUREGUI, Lucian HRISCU
-
Patent number: 8389336Abstract: A semiconductor die package includes: an assembly including a semiconductor die, a clip structure attached to an upper surface of the semiconductor die, and a heat sink attached to an upper surface of the clip structure; and a molding material partially encapsulating the assembly, wherein an upper surface of the heat sink is exposed through the molding material.Type: GrantFiled: September 24, 2011Date of Patent: March 5, 2013Assignee: Ciclon Semiconductor Device Corp.Inventors: Juan A. Herbsommer, Jonathan A Noquil, Osvaldo J Lopez
-
Publication number: 20130049077Abstract: A field-effect transistor package includes a leadframe with a first linear thickness (150a) and a leadframe pad (151) of a reduced thickness; a first terminal of a field-effect transistor chip (140) attached to the pad and a second and a third terminal remote from the pad; a metal sheet (110) of a second linear thickness (110a) connecting the second transistor terminal to a package terminal; a metal sheet (112) of a third linear thickness (112a) connecting the third transistor terminal to a package terminal; the sum of the first linear thickness (about 0.125 mm) and the second linear thickness (about 0.125 mm) plus attach material (about 0.05 mm) comprising the package thickness (about 0.3 mm).Type: ApplicationFiled: August 22, 2011Publication date: February 28, 2013Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Juan A. HERBSOMMER, Osvaldo J. LOPEZ, Jonathan A. NOQUIL
-
Patent number: 8304903Abstract: A wirebond-less packaged semiconductor device includes a plurality of I/O contacts, at least one semiconductor die, the semiconductor die having a bottom major surface and a top major surface, the top major surface having at least two electrically isolated electrodes, and a conductive clip system disposed over the top major surface, the clip system comprising at least two electrically isolated sections coupling the electrodes to respective I/O contacts.Type: GrantFiled: December 13, 2010Date of Patent: November 6, 2012Assignee: Texas Instruments IncorporatedInventors: Juan A Herbsommer, George J Przybylek, Osvaldo J Lopez
-
Publication number: 20120256239Abstract: A packaged power transistor device (100) having a leadframe including a flat plate (110) and a coplanar flat strip (120) spaced from the plate, the plate having a first thickness (110a) and the strip having a second thickness (120a) smaller than the first thickness, the plate and the strip having terminals (212; 121a). A field-effect power transistor chip (210) having a third thickness (210a), a first and a second contact pad on one chip side, and a third contact pad (211) on the opposite chip side, the first pad being attached to the plate, the second pad being attached to the strip, and the third pad being coplanar with the terminals.Type: ApplicationFiled: April 7, 2011Publication date: October 11, 2012Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Juan A. HERBSOMMER, Osvaldo J. LOPEZ, Jonathan A. NOQUIL
-
Publication number: 20120248521Abstract: A power supply module (400) comprising a metal leadframe with a pad (401) and a first metal clip (440) including a plate (440a), an extension (440b) and a ridge (440c); the plate and extension are spaced from the leadframe pad, and the ridge connected to an input supply. A synchronous Buck converter is in the space between the clip plate and the leadframe pad, the converter including a control FET die (410) soldered onto a sync FET die (420), the clip plate soldered to the control die having an input inductance (462), and the sync die soldered to the leadframe pad having an output capacitance. A capacitor (480a, 480b) integrated into the space between the clip extension and the leadframe pad, the clip extension soldered to the capacitor having a desired integrated inductance (463) operable to channel electrical energy from the switch node to ground.Type: ApplicationFiled: April 1, 2011Publication date: October 4, 2012Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Juan A. HERBSOMMER, Osvaldo J. LOPEZ, Jonathan A. NOQUIL, David JAUREGUI
-
Publication number: 20120200281Abstract: A high frequency power supply module (800) of a synchronous Buck converter having the control die (810) directly soldered drain-down to the pad (801) of a leadframe; pad (801) is connected to VIN and the VIN connection to control die (810) exhibits vanishing impedance and inductance, thus reducing the amplitude and duration of switch node voltage ringing by more than 90%. Consequently, the input current enters the control die terminal vertically from the pad. The switch node clip (840), topping the control die (810), is designed with an area large enough to place the sync die (820) drain-down on top of the control die; the current continues to flow vertically through the converter stack. The active area of the sync die is equal to or greater than the active area of the control die; the physical area of the sync die is equal to or greater than the physical area of the control die. The source terminal of sync die (820) is connected to ground by clip (860) designed to act as a heat spreader.Type: ApplicationFiled: February 7, 2011Publication date: August 9, 2012Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Juan A. HERBSOMMER, Osvaldo J. LOPEZ, Jonathon A. NOQUIL
-
Publication number: 20120015483Abstract: A semiconductor die package includes: an assembly including a semiconductor die, a clip structure attached to an upper surface of the semiconductor die, and a heat sink attached to an upper surface of the clip structure; and a molding material partially encapsulating the assembly, wherein an upper surface of the heat sink is exposed through the molding material.Type: ApplicationFiled: September 24, 2011Publication date: January 19, 2012Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Juan Alejandro HERBSOMMER, Jonathon A. NOQUIL, Osvaldo J. LOPEZ
-
Patent number: 8049312Abstract: A semiconductor die package includes: an assembly including a semiconductor die, a clip structure attached to an upper surface of the semiconductor die, and a heat sink attached to an upper surface of the clip structure; and a molding material partially encapsulating the assembly, wherein an upper surface of the heat sink is exposed through the molding material.Type: GrantFiled: January 12, 2009Date of Patent: November 1, 2011Assignee: Texas Instruments IncorporatedInventors: Juan Alejandro Herbsommer, Jonathan A. Noquil, Osvaldo J. Lopez
-
Publication number: 20110210708Abstract: A high frequency power supply module (200) of a synchronous Buck converter stacking the control FET (210) and sync FET (220) and having the driver IC (230) integrated in the final package solution. A QFN leadframe has a rectangular flat pad (201) destined to become the heat spreader of the package; the leads (202) are positioned in line with two opposite sides of the pad, the other pad sides being free of leads. The sync FET die (220) is soldered to the pad; a first clip (240), soldered on the sync die, has the control die (210) attached by solder. A second clip (260) is soldered on top of the control die. Also soldered on the same pad, yet not stacked with the other dies, is IC driver chip (230). The IC driver is wire bonded (233) to the pins of the package and to the stacked dies. All die attach and clip attach use the same solder material in order to be reflowed in the same reflow step.Type: ApplicationFiled: November 9, 2010Publication date: September 1, 2011Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Juan A. HERBSOMMER, Osvaldo J. LOPEZ, Jonathan A. NOQUIL, David JAUREGUI, Christopher B. KOCON