Patents by Inventor Pao Hung Chou
Pao Hung Chou has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20170047278Abstract: This disclosure provides a package substrate and its fabrication method. The package substrate comprises: a first dielectric material layer have an opening; a first conductive unit including a first part in the opening of the first dielectric material layer and a second part on the first dielectric material layer; and a second dielectric material layer covering the first conductive unit and the first dielectric material layer; wherein a height of the first conductive unit is larger than a thickness of the first dielectric material layer; wherein a cross-section of the second part is larger than that of the first part in the first conductive unit.Type: ApplicationFiled: August 3, 2016Publication date: February 16, 2017Inventors: CHUN-HSIEN YU, Shih-Ping Hsu, Pao-Hung Chou, Chi-Feng Peng
-
Publication number: 20170034908Abstract: A packaging substrate includes a first dielectric layer, a first wiring layer, a first conductive pillar layer, a second dielectric layer, a second wiring layer, an electrical pad layer, and a third dielectric layer. The first dielectric layer has a first surface, a second surface opposite to the first surface, plural openings, and a wall surface that faces at least one of the openings. The first wiring layer is located on the first surface and the wall surface. A portion of the first wiring layer on an edge of the wall surface adjacent to the second surface extends in a direction away from the wall surface. The first conductive pillar layer is located on a portion of the first wiring layer. The second dielectric layer is located on the first surface, the first wiring layer, and in the openings.Type: ApplicationFiled: January 20, 2016Publication date: February 2, 2017Inventors: Che-Wei Hsu, Shih-Ping Hsu, Pao-Hung Chou
-
Publication number: 20170018491Abstract: A substrate structure and a manufacturing method thereof are provided. The substrate structure comprises a dielectric material layer, a first conductive wiring layer, a second conductive wiring layer, a first conductive pillar layer, and a second conductive pillar layer. The first conductive wiring layer is disposed inside the dielectric material layer. The first conductive pillar layer having a first conductive pillar is disposed inside the dielectric material layer and between the first conductive wiring layer and the second conductive wiring layer. The second conductive pillar layer having a second conductive pillar is disposed on the second conductive wiring layer. The first conductive wiring layer and the second conductive wiring layer are electrically connected by the first conductive pillar layer. The second conductive pillar is a -shape conductive pillar, a -shape conductive pillar, or a -shape conductive pillar.Type: ApplicationFiled: July 11, 2016Publication date: January 19, 2017Inventor: Pao-Hung Chou
-
Publication number: 20160163626Abstract: The invention provides an interposer substrate and a method of fabricating the same. The method includes: etching a carrier to form a recessed groove thereon; filling a dielectric material in the recessed groove to form a first dielectric material layer, or forming a patterned first dielectric material layer on the carrier; forming a first wiring layer, a first conductive block and a second dielectric material layer on the carrier and the first dielectric material layer sequentially, with the first wiring layer and the first conductive block embedded in the second dielectric material layer; and forming a second wiring layer and a second conductive block on the second dielectric material layer. A coreless interposer substrate having fine pitches is thus fabricated.Type: ApplicationFiled: May 7, 2015Publication date: June 9, 2016Inventors: Pao-Hung Chou, Shih-Ping Hsu
-
Patent number: 9342772Abstract: A method of manufacturing a substrate structure is disclosed, including: providing a carrier board having a first surface; and forming a circuit layer and metallic lines on the first surface. The metallic lines and the carrier board constitute a two dimensional code, thereby eliminating the need to form 2D codes by laser or inkjet after the substrate structure is manufactured. Therefore, the method is simplified, and the substrate structure has a reduced cost. The present invention further provides the substrate structure.Type: GrantFiled: October 15, 2014Date of Patent: May 17, 2016Assignee: Phoenix Pioneer Technology Co., Ltd.Inventor: Pao-Hung Chou
-
Patent number: 9338900Abstract: A method of fabricating an interposer substrate is provided, including: providing a carrier having a first wiring layer and a plurality of conductive pillars disposed on the first wiring layer; forming a first insulating layer on the carrier, with the conductive pillars being exposed from the first insulating layer; forming a second wiring layer on the first insulating layer and the conductive pillars; disposing a plurality of external connection pillars on the second wiring layer; forming a second insulating layer on the first insulating layer, with the external connection pillars being exposed from the second insulating layer; forming at least a trench on the second insulating layer; and removing the carrier. Through the formation of the interposer substrate, which does not have a core layer, on the carrier, a via process is omitted. Therefore, the method is simple, and the interposer substrate thus fabricated has a low cost. The present invention further provides the interposer substrate.Type: GrantFiled: November 14, 2014Date of Patent: May 10, 2016Assignee: Phoenix Pioneer Technology Co., Ltd.Inventors: Pao-Hung Chou, Shih-Ping Hsu, Che-Wei Hsu
-
Publication number: 20160073516Abstract: A method of fabricating an interposer substrate is provided, including: providing a carrier having a first wiring layer and a plurality of conductive pillars disposed on the first wiring layer; forming a first insulating layer on the carrier, with the conductive pillars being exposed from the first insulating layer; forming a second wiring layer on the first insulating layer and the conductive pillars; disposing a plurality of external connection pillars on the second wiring layer; forming a second insulating layer on the first insulating layer, with the external connection pillars being exposed from the second insulating layer; forming at least a trench on the second insulating layer; and removing the carrier. Through the formation of the interposer substrate, which does not have a core layer, on the carrier, a via process is omitted. Therefore, the method is simple, and the interposer substrate thus fabricated has a low cost. The present invention further provides the interposer substrate.Type: ApplicationFiled: November 14, 2014Publication date: March 10, 2016Inventors: Pao-Hung CHOU, Shih-Ping HSU, Che-Wei HSU
-
Publication number: 20160055403Abstract: A method of manufacturing a substrate structure is disclosed, including: providing a carrier board having a first surface; and forming a circuit layer and metallic lines on the first surface. The metallic lines and the carrier board constitute a two dimensional code, thereby eliminating the need to form 2D codes by laser or inkjet after the substrate structure is manufactured. Therefore, the method is simplified, and the substrate structure has a reduced cost. The present invention further provides the substrate structure.Type: ApplicationFiled: October 15, 2014Publication date: February 25, 2016Inventor: Pao-Hung CHOU
-
Publication number: 20160037634Abstract: A method of fabricating an interposer substrate provides a carrier having a first wiring layer. The first wiring layer has a plurality of first conductive pillars. A first insulating layer is formed on the carrier. The first conductive pillars are exposed from the first insulating layer. External connection pillars are formed above the first conductive pillars and electrically connected to the first conductive pillars. Then the carrier is removed. The process of fabricating the via can be bypassed in the process by forming a coreless interposer substrate on the carrier, such that the overall cost of the process can be decreased, and the process is simple. The interposer substrate is also provided.Type: ApplicationFiled: October 15, 2014Publication date: February 4, 2016Inventor: Pao-Hung CHOU
-
Publication number: 20160037635Abstract: A method for fabricating an interposer substrate is provided, including forming a wiring layer on a carrier, forming an insulating layer on the carrier, forming on the wiring layer a wiring build-up layer structure that is electrically connected to the wiring layer, forming on the wiring build-up layer structure external connection pillars that are electrically connected to the wiring build-up layer structure, and removing the carrier, with the wiring layer is exposed from a surface of the insulating layer. The fabrication process of the via can be bypassed in the fabrication process by forming coreless interposer substrate on the carrier, such that the overall cost of the fabrication process can be decreased, and the fabrication process is simple. This invention further provides the interposer substrate.Type: ApplicationFiled: November 19, 2014Publication date: February 4, 2016Inventor: Pao-Hung CHOU
-
Patent number: 9230895Abstract: A package substrate includes: a dielectric layer having two opposite surfaces; a wiring layer embedded in the dielectric layer and exposed from the two opposite surfaces of the dielectric layer, wherein the wiring layer has solder pads, conductive pads and circuit wires electrically connecting the solder pads and the conductive pads; and a first insulating protection layer disposed on one of the two opposite surfaces of the dielectric layer to cover the dielectric layer and the wiring layer and having a plurality of openings for exposing the conductive pads, respectively. The package substrate, by directly using the dielectric layer as a base, provides a package substrate having reduced thickness and lower fabrication costs compared to the prior art.Type: GrantFiled: July 27, 2011Date of Patent: January 5, 2016Assignee: Unimicron Technology CorporationInventors: Pao-Hung Chou, Hsien-Min Chang
-
Publication number: 20150287691Abstract: A package structure includes: a first dielectric layer having a first surface and a second surface opposing the first surface; a semiconductor chip embedded in the first dielectric layer in a manner that the semiconductor chip protrudes from the second surface, and having an active surface and an inactive surface opposing the active surface, electrode pads being disposed on the active surface and in the first dielectric layer, the inactive surface and a part of a side surface adjacent the inactive surface protruding from the second surface; a first circuit layer disposed on the first surface; a built-up structure disposed on the first surface and the first circuit layer; and an insulating protective layer disposed on the built-up structure, a plurality of cavities being formed in the insulating protective layer for exposing a part of a surface of the built-up structure. The package structure includes only one built-up structure.Type: ApplicationFiled: June 17, 2015Publication date: October 8, 2015Inventors: Pao-Hung Chou, Chih-Hao Hsu
-
Patent number: 9093459Abstract: A package structure includes: a first dielectric layer having a first surface and a second surface opposing the first surface; a semiconductor chip embedded in the first dielectric layer in a manner that the semiconductor chip protrudes from the second surface, and having an active surface and an inactive surface opposing the active surface, electrode pads being disposed on the active surface and in the first dielectric layer, the inactive surface and a part of a side surface adjacent the inactive surface protruding from the second surface; a first circuit layer disposed on the first surface; a built-up structure disposed on the first surface and the first circuit layer; and an insulating protective layer disposed on the built-up structure, a plurality of cavities being formed in the insulating protective layer for exposing a part of a surface of the built-up structure. The package structure includes only one built-up structure.Type: GrantFiled: August 11, 2011Date of Patent: July 28, 2015Assignee: Unimicron Technology CorporationInventors: Pao-Hung Chou, Chih-Hao Hsu
-
Patent number: 8222528Abstract: The invention provides a circuit board structure for electrical testing and a fabrication method thereof.Type: GrantFiled: March 10, 2008Date of Patent: July 17, 2012Assignee: Unimicron Technology Corp.Inventor: Pao-Hung Chou
-
Publication number: 20120120609Abstract: A package structure includes: a first dielectric layer having a first surface and a second surface opposing the first surface; a semiconductor chip embedded in the first dielectric layer in a manner that the semiconductor chip protrudes from the second surface, and having an active surface and an inactive surface opposing the active surface, electrode pads being disposed on the active surface and in the first dielectric layer, the inactive surface and a part of a side surface adjacent the inactive surface protruding from the second surface; a first circuit layer disposed on the first surface; a built-up structure disposed on the first surface and the first circuit layer; and an insulating protective layer disposed on the built-up structure, a plurality of cavities being formed in the insulating protective layer for exposing a part of a surface of the built-up structure. The package structure includes only one built-up structure.Type: ApplicationFiled: August 11, 2011Publication date: May 17, 2012Applicant: UNIMICRON TECHNOLOGY CORPORATIONInventors: Pao-Hung Chou, Chih-Hao Hsu
-
Publication number: 20120097430Abstract: A packaging substrate and a method of fabricating the packaging substrate. The packaging substrate includes: a dielectric layer that has an external contact surface and an opposing chip mounting surface; a circuit layer that is embedded in the dielectric layer and exposed from the external contact surface and the chip mounting surface, the circuit layer having wire-bonding pads, conductive pads, and a circuit that electrically connects the wire-bonding pads and the conductive pads, wherein the widths of the wire-bonding pads, conductive pads, and the circuit narrow gradually from chip mounting surface to the external contact surface; and a first insulating protective layer disposed on the external contact surface of the dielectric layer and covering the dielectric layer and the circuit layer, a plurality of conductive pad openings being formed in the first insulating protective layer for exposing the conductive pads.Type: ApplicationFiled: September 23, 2011Publication date: April 26, 2012Applicant: UNIMICRON TECHNOLOGY CORPORATIONInventors: Pao-Hung Chou, Hsien-Min Chang
-
Publication number: 20120097429Abstract: A package substrate includes: a dielectric layer having two opposite surfaces; a wiring layer embedded in the dielectric layer and exposed from the two opposite surfaces of the dielectric layer, wherein the wiring layer has solder pads, conductive pads and circuit wires electrically connecting the solder pads and the conductive pads; and a first insulating protection layer disposed on one of the two opposite surfaces of the dielectric layer to cover the dielectric layer and the wiring layer and having a plurality of openings for exposing the conductive pads, respectively. The package substrate, by directly using the dielectric layer as a base, provides a package substrate having reduced thickness and lower fabrication costs compared to the prior art.Type: ApplicationFiled: July 27, 2011Publication date: April 26, 2012Applicant: UNIMICRON TECHNOLOGY CORPORATIONInventors: Pao-Hung Chou, Hsien-Min Chang
-
Patent number: 7786571Abstract: A heat-conductive package structure includes a carrier board having a first surface and an opposing second surface and formed with a through opening passing the carrier board; a first heat-conductive structure including a heat-conductive hole in the through opening, a first heat-conductive sheet on the carrier board, and a second heat-conductive sheet on the carrier board, wherein the first and second heat-conductive sheets are conductively connected by the heat-conductive hole; a first dielectric layer formed on the first surface of the carrier board and formed with a first opening for exposing the first heat-conductive sheet; a second dielectric layer formed on the second surface of the carrier board and formed with at least a second opening for exposing a portion of the second heat-conductive sheet; and a second heat-conductive structure formed in the second opening and mounted on the second heat-conductive sheet.Type: GrantFiled: June 10, 2008Date of Patent: August 31, 2010Assignee: Unimicron Technology CorporationInventors: Pao-Hung Chou, Chi-Liang Chu, Wei-Chun Wang
-
Patent number: 7627946Abstract: This invention discloses a method for electroplating nickel/gold on electrically connecting pads on a substrate for chip package and structure thereof. The method comprises: forming a conductive film on a substrate circuit-patterned and defined with a circuit layer; forming on the substrate a resist with an opening for exposing a portion of the conductive film in an electrically connecting pad area intended for the circuit layer; removing a portion of the conductive film not covered with the resist; forming another resist on the substrate to cover a portion of the conductive film residually exposing from the resist; electroplating nickel/gold on at least one electrically connecting pad on the substrate such that the electrically connecting pad is electroplated with a nickel/gold layer; removing the resists and the conductive film thereunder; and forming a solder mask on the substrate, wherein the electrically connecting pad electroplated with the nickel/gold layer is exposed from the solder mask.Type: GrantFiled: March 19, 2007Date of Patent: December 8, 2009Assignee: Phoenix Precision Technology CorporationInventor: Pao-Hung Chou
-
Publication number: 20090039493Abstract: A packaging substrate is disclosed in the present invention, which includes a substrate body having a first surface and an opposite second surface. The first surface has a first cavity, and the second surface has a second cavity. The first cavity corresponds to and is interlinked to the second cavity. In order to provide a space for disposing a chip, the dimension of the second cavity is larger than that of the first cavity, such that there is a step at the interlinking region between the first cavity and the second cavity. Additionally, a plurality of wire bonding pads are disposed on the first surface around the first cavity. A package structure comprising the packaging substrate and the application thereof are also provided in the present invention.Type: ApplicationFiled: August 8, 2008Publication date: February 12, 2009Applicant: Phoenix Precision Technology CorporationInventors: Pao-Hung Chou, Chih-Liang Chu, Wei-Chun Wang