Patents by Inventor Pascal A. MEINERZHAGEN
Pascal A. MEINERZHAGEN has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10002660Abstract: A gain cell includes a write bit line input, a read bit line output, a write trigger input and a read trigger input. The write element writes a data level from the write bit line input to the gain cell when triggered by the write trigger input. The retention element buffers between an internal buffer node and an internal storage node during data retention. The retention element also connects or disconnects the buffer node to a first constant voltage according to the data level being retained in the gain cell. The read element decouples the storage node from the read bit line output during data read. The read element also connects and disconnects the read bit line output to a second constant voltage according to the data level being read from the gain cell.Type: GrantFiled: June 26, 2017Date of Patent: June 19, 2018Assignee: Bar-Ilan UniversityInventors: Robert Giterman, Adam Teman, Pascal Meinerzhagen, Andreas Burg, Alexander Fish
-
Patent number: 9948179Abstract: Described is an apparatus for power management. The apparatus comprises: a first power supply node; a second power supply node; a controllable device coupled to the first power supply node and to the second power supply node, the controllable device operable to short the first power supply node to the second power supply node; a load coupled to the second power supply node; and a charge recovery pump (CRP) coupled to the first and second power supply nodes.Type: GrantFiled: December 20, 2013Date of Patent: April 17, 2018Assignee: INTEL CORPORATIONInventors: Jaydeep P. Kulkarni, Pascal A. Meinerzhagen, Dinesh Somasekhar, James W. Tschanz, Vivek K. De
-
Publication number: 20180024761Abstract: An apparatus is provided which comprises: a first power gate transistor coupled to an ungated power supply node and a gated power supply node, the first power gate transistor having a gate terminal controllable by a first logic; and a second power gate coupled to the ungated power supply node and the gated power supply node, the second power gate transistor having a gate terminal controllable by a second logic, wherein the first power gate transistor is larger than the second power gate transistor, and wherein the second logic is operable to: weakly turn on the second power gate, fully turn on the second power gate, turn off the second power gate, and connecting the second power gate as diode.Type: ApplicationFiled: September 15, 2017Publication date: January 25, 2018Inventors: Pascal A. MEINERZHAGEN, Stephen T. KIM, Anupama A. THAPLOO, Muhammad M. KHELLAH
-
Publication number: 20170344090Abstract: Described is an apparatus which comprises: a controllable power gate coupled to an ungated power supply node and a gated power supply node; and a charge-pump circuit operable to be turned on and off according to a logic, wherein the charge pump circuit is coupled in parallel to the controllable power gate and also coupled to the ungated power supply node and the gated power supply node.Type: ApplicationFiled: May 24, 2016Publication date: November 30, 2017Inventors: Jaydeep P. Kulkarni, Yong Shim, Pascal A. Meinerzhagen
-
Publication number: 20170294221Abstract: A gain cell includes a write bit line input, a read bit line output, a write trigger input and a read trigger input. The write element writes a data level from the write bit line input to the gain cell when triggered by the write trigger input. The retention element buffers between an internal buffer node and an internal storage node during data retention. The retention element also connects or disconnects the buffer node to a first constant voltage according to the data level being retained in the gain cell. The read element decouples the storage node from the read bit line output during data read. The read element also connects and disconnects the read bit line output to a second constant voltage according to the data level being read from the gain cell.Type: ApplicationFiled: June 26, 2017Publication date: October 12, 2017Inventors: Robert GITERMAN, Adam Teman, Pascal Meinerzhagen, Andreas Burg, Alexander Fish
-
Publication number: 20170279348Abstract: Some embodiments include apparatus and methods using a charge pump coupled to a first supply power node and a second supply power node. The charge pump is arranged to transfer charge from the first supply power node to the second supply power node during a first time interval and to transfer charge from the second supply power node to the first supply power node during a second time interval.Type: ApplicationFiled: March 25, 2016Publication date: September 28, 2017Inventors: Jaydeep Kulkarni, Yong Shim, Pascal A. Meinerzhagen, Muhammad M. Khellah
-
Patent number: 9766827Abstract: An apparatus is provided which comprises: a first power gate transistor coupled to an ungated power supply node and a gated power supply node, the first power gate transistor having a gate terminal controllable by a first logic; and a second power gate coupled to the ungated power supply node and the gated power supply node, the second power gate transistor having a gate terminal controllable by a second logic, wherein the first power gate transistor is larger than the second power gate transistor, and wherein the second logic is operable to: weakly turn on the second power gate, fully turn on the second power gate, turn off the second power gate, and connecting the second power gate as diode.Type: GrantFiled: May 10, 2016Date of Patent: September 19, 2017Assignee: Intel CorporationInventors: Pascal A. Meinerzhagen, Stephen T. Kim, Anupama A. Thaploo, Muhammad M. Khellah
-
Patent number: 9755631Abstract: Described is an apparatus which comprises: a power gate transistor coupled to an ungated power supply node and a gated power supply node, the power gate transistor having a gate terminal; a resistive device; a first transistor coupled in series with the resistive device together forming a pair, the first transistor also coupled to the gate terminal of the power gate transistor; a capacitive device coupled in parallel to the series coupled pair of the first transistor and resistive device; and a second transistor coupled to the gate terminal of the power gate transistor and the ungated power supply node.Type: GrantFiled: November 24, 2015Date of Patent: September 5, 2017Assignee: Intel CorporationInventors: Yong Shim, Jaydeep P. Kulkarni, Pascal A. Meinerzhagen, Muhammad M. Khellah
-
Patent number: 9691445Abstract: A gain cell includes a write bit line input, a read bit line output, a write trigger input and a read trigger input. The gain cell also includes a write transistor, retention element and read transistor. Each of the transistors includes a respective first diffusion connection, gate connection and second diffusion connection. The write transistor first diffusion connection is connected to the write bit line input and the write transistor gate connection is connected to the write trigger input. The read transistor first diffusion connection being connected to the read bit line output and the second diffusion connection is connected to the read trigger input. The retention element buffers between write transistor and the read transistor during data retention. The retention element also connects or disconnects a write transistor diffusion connection to/from a constant voltage in accordance with a retained data level at the read transistor gate connection.Type: GrantFiled: April 30, 2015Date of Patent: June 27, 2017Assignee: Bar-Ilan UniversityInventors: Robert Giterman, Adam Teman, Pascal Meinerzhagen, Andreas Burg, Alexander Fish
-
Publication number: 20170149427Abstract: Described is an apparatus which comprises: a power gate transistor coupled to an ungated power supply node and a gated power supply node, the power gate transistor having a gate terminal; a resistive device; a first transistor coupled in series with the resistive device together forming a pair, the first transistor also coupled to the gate terminal of the power gate transistor; a capacitive device coupled in parallel to the series coupled pair of the first transistor and resistive device; and a second transistor coupled to the gate terminal of the power gate transistor and the ungated power supply node.Type: ApplicationFiled: November 24, 2015Publication date: May 25, 2017Inventors: Yong Shim, Jaydeep P. Kulkarni, Pascal A. Meinerzhagen, Muhammad M. Khellah
-
Publication number: 20170062024Abstract: A gain cell includes a write bit line input, a read bit line output, a write trigger input and a read trigger input. The gain cell also includes a write transistor, retention element and read transistor. Each of the transistors includes a respective first diffusion connection, gate connection and second diffusion connection. The write transistor first diffusion connection is connected to the write bit line input and the write transistor gate connection is connected to the write trigger input. The read transistor first diffusion connection being connected to the read bit line output and the second diffusion connection is connected to the read trigger input. The retention element buffers between write transistor and the read transistor during data retention. The retention element also connects or disconnects a write transistor diffusion connection to/from a constant voltage in accordance with a retained data level at the read transistor gate connection.Type: ApplicationFiled: April 30, 2015Publication date: March 2, 2017Inventors: Robert GITERMAN, Adam TEMAN, Pascal MEINERZHAGEN, Andreas BURG, Alexander FISH
-
Patent number: 9520877Abstract: Described are apparatuses and methods for detecting or repairing minimum-delay errors. The apparatus may include a minimum-delay error detector (MDED) to receive a clock signal and a data path signal and to detect a minimum-delay error (MDE) in the data path based on the received data path signal and the clock signal. The MDE may be repaired by adjusting one or more regional clock buffers coupled to the MDED. Further, the apparatus may include minimum-delay path replicas (MDPRs) used for detecting and repairing MDEs during normal system operations. Other embodiments may be described and/or claimed.Type: GrantFiled: December 16, 2014Date of Patent: December 13, 2016Assignee: Intel CorporationInventors: Pascal A. Meinerzhagen, Sandip Kundu, James W. Tschanz, Vivek K. De
-
Publication number: 20160294281Abstract: Described is an apparatus for power management. The apparatus comprises: a first power supply node; a second power supply node; a controllable device coupled to the first power supply node and to the second power supply node, the controllable device operable to short the first power supply node to the second power supply node; a load coupled to the second power supply node; and a charge recovery pump (CRP) coupled to the first and second power supply nodes.Type: ApplicationFiled: December 20, 2013Publication date: October 6, 2016Inventors: Jaydeep P. KULKARNI, Pascal A. MEINERZHAGEN, Dinesh SOMASEKHAR, James W. TSCHANZ, Vivek K. DE
-
Publication number: 20160173090Abstract: Described are apparatuses and methods for detecting or repairing minimum-delay errors. The apparatus may include a minimum-delay error detector (MDED) to receive a clock signal and a data path signal and to detect a minimum-delay error (MDE) in the data path based on the received data path signal and the clock signal. The MDE may be repaired by adjusting one or more regional clock buffers coupled to the MDED. Further, the apparatus may include minimum-delay path replicas (MDPRs) used for detecting and repairing MDEs during normal system operations. Other embodiments may be described and/or claimed.Type: ApplicationFiled: December 16, 2014Publication date: June 16, 2016Inventors: Pascal A. Meinerzhagen, Sandip Kundu, James W. Tschanz, Vivek K. De
-
Patent number: 9230636Abstract: Described is an apparatus which comprises: a first power supply node to provide a first power supply, a second power supply node, and a third power supply node; a first transistor which is operable to couple the first and second power supply nodes; and a charge pump circuit to provide a boosted voltage to the third power supply node in one mode, and to recover charge from the second power node in another mode. Described is a memory unit which comprises: a DRAM which is operable to be refreshed; a gated power supply node coupled to the DRAM to provide a gated power supply to the DRAM; and a charge recycling circuit to recover charge from the gated power supply node after the DRAM is refreshed.Type: GrantFiled: December 20, 2013Date of Patent: January 5, 2016Assignee: Intel CorporationInventors: Pascal A. Meinerzhagen, Jaydeep P. Kulkarni, Muhammad M. Khellah, Cyrille Dray, Dinesh Somasekhar, James W. Tschanz, Vivek K. De
-
Publication number: 20150179247Abstract: Described is an apparatus which comprises: a first power supply node to provide a first power supply, a second power supply node, and a third power supply node; a first transistor which is operable to couple the first and second power supply nodes; and a charge pump circuit to provide a boosted voltage to the third power supply node in one mode, and to recover charge from the second power node in another mode. Described is a memory unit which comprises: a DRAM which is operable to be refreshed; a gated power supply node coupled to the DRAM to provide a gated power supply to the DRAM; and a charge recycling circuit to recover charge from the gated power supply node after the DRAM is refreshed.Type: ApplicationFiled: December 20, 2013Publication date: June 25, 2015Inventors: Pascal A. MEINERZHAGEN, Jaydeep P. KULKARNI, Muhammad M. KHELLAH, Cyrille DRAY, Dinesh SOMASEKHAR, James W. TSCHANZ, Vivek K. DE