Patents by Inventor Paul A. Merolla
Paul A. Merolla has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11663151Abstract: The embodiments disclosed herein relate to chips used to receive and process neurological events in brain matter as captured by electrodes. Such chips may include an array of amplifiers and electrodes to receive neurological voltage signals, the chip including a config circuitry in communication with the array of amplifiers and a controller, the config circuitry configured to receive program instructions and instruct the amplifiers of a voltage threshold and instruct the controller to pass on signals from only specific rows and columns of amplifiers, the controller in communication with the array of amplifiers, the controller configured to packetize the neurological voltage signals into data packets.Type: GrantFiled: December 10, 2021Date of Patent: May 30, 2023Assignee: NEURALINK CORP.Inventors: Dongjin Seo, Paul A. Merolla, Manuel Alejandro Monge Osorio
-
Patent number: 11630516Abstract: Methods involving interpreting signals from a brain-machine interface (BMI) are described, as well as methods involving adjusting an implanted or wearable BMI device. The method includes receiving neural signals from a brain of a subject into a BMI decoder. The method includes determining an activity change of the subject based on a sensor. The method includes routing the neural signals from a first model to a second model in the BMI decoder based on the determined activity change. The method includes translating, using the second model in the BMI decoder, the neural signals into a command. The method includes sending the command to a controller.Type: GrantFiled: December 27, 2021Date of Patent: April 18, 2023Assignee: NEURALINK CORP.Inventors: Nir Even Chen, Paul A. Merolla, Joseph E. O'Doherty
-
Patent number: 11580366Abstract: An event-driven neural network including a plurality of interconnected core circuits is provided. Each core circuit includes an electronic synapse array that has multiple digital synapses interconnecting a plurality of digital electronic neurons. A synapse interconnects an axon of a pre-synaptic neuron with a dendrite of a post-synaptic neuron. A neuron integrates input spikes and generates a spike event in response to the integrated input spikes exceeding a threshold. Each core circuit also has a scheduler that receives a spike event and delivers the spike event to a selected axon in the synapse array based on a schedule for deterministic event delivery.Type: GrantFiled: October 28, 2019Date of Patent: February 14, 2023Assignee: International Business Machines CorporationInventors: Filipp Akopyan, John V. Arthur, Rajit Manohar, Paul A. Merolla, Dharmendra S. Modha, Alyosha Molnar, William P. Risk, III
-
Patent number: 11341401Abstract: Embodiments of the invention relate to a neural network system for simulating neurons of a neural model. One embodiment comprises a memory device that maintains neuronal states for multiple neurons, a lookup table that maintains state transition information for multiple neuronal states, and a controller unit that manages the memory device. The controller unit updates a neuronal state for each neuron based on incoming spike events targeting said neuron and state transition information corresponding to said neuronal state.Type: GrantFiled: February 28, 2019Date of Patent: May 24, 2022Assignee: International Business Machines CorporationInventors: Rodrigo Alvarez-Icaza Rivera, John V. Arthur, Andrew S. Cassidy, Pallab Datta, Paul A. Merolla, Dharmendra S. Modha
-
Patent number: 11295201Abstract: Embodiments of the invention relate to a time-division multiplexed neurosynaptic module with implicit memory addressing for implementing a neural network. One embodiment comprises maintaining neuron attributes for multiple neurons and maintaining incoming firing events for different time steps. For each time step, incoming firing events for said time step are integrated in a time-division multiplexing manner. Incoming firing events are integrated based on the neuron attributes maintained. For each time step, the neuron attributes maintained are updated in parallel based on the integrated incoming firing events for said time step.Type: GrantFiled: March 29, 2019Date of Patent: April 5, 2022Assignee: International Business Machines CorporationInventors: John V. Arthur, Bernard V. Brezzo, Leland Chang, Daniel J. Friedman, Paul A. Merolla, Dharmendra S. Modha, Robert K. Montoye, Jae-sun Seo, Jose A. Tierno
-
Publication number: 20220100688Abstract: The embodiments disclosed herein relate to chips used to receive and process neurological events in brain matter as captured by electrodes. Such chips may include an array of amplifiers and electrodes to receive neurological voltage signals, the chip including a config circuitry in communication with the array of amplifiers and a controller, the config circuitry configured to receive program instructions and instruct the amplifiers of a voltage threshold and instruct the controller to pass on signals from only specific rows and columns of amplifiers, the controller in communication with the array of amplifiers, the controller configured to packetize the neurological voltage signals into data packets.Type: ApplicationFiled: December 10, 2021Publication date: March 31, 2022Applicant: Neuralink Corp.Inventors: Dongjin Seo, Paul A. Merolla, Manuel Alejandro Monge Osorio
-
Patent number: 11238343Abstract: Embodiments of the invention relate to a scalable neural hardware for the noisy-OR model of Bayesian networks. One embodiment comprises a neural core circuit including a pseudo-random number generator for generating random numbers. The neural core circuit further comprises a plurality of incoming electronic axons, a plurality of neural modules, and a plurality of electronic synapses interconnecting the axons to the neural modules. Each synapse interconnects an axon with a neural module. Each neural module receives incoming spikes from interconnected axons. Each neural module represents a noisy-OR gate. Each neural module spikes probabilistically based on at least one random number generated by the pseudo-random number generator unit.Type: GrantFiled: November 30, 2018Date of Patent: February 1, 2022Assignee: International Business Machines CorporationInventors: John V. Arthur, Steven K. Esser, Paul A. Merolla, Dharmendra S. Modha
-
Patent number: 11216400Abstract: The embodiments disclosed herein relate to chips used to receive and process neurological events in brain matter as captured by electrodes. Such chips may include an array of amplifiers and electrodes to receive neurological voltage signals, the chip including a config circuitry in communication with the array of amplifiers and a controller, the config circuitry configured to receive program instructions and instruct the amplifiers of a voltage threshold and instruct the controller to pass on signals from only specific rows and columns of amplifiers, the controller in communication with the array of amplifiers, the controller configured to packetize the neurological voltage signals into data packets.Type: GrantFiled: September 29, 2020Date of Patent: January 4, 2022Assignee: NEURALINK CORP.Inventors: Dongjin Seo, Paul A. Merolla, Manuel Alejandro Monge Osorio
-
Patent number: 11184221Abstract: Embodiments of the invention provide a neurosynaptic network circuit comprising multiple neurosynaptic devices including a plurality of neurosynaptic core circuits for processing one or more data packets. The neurosynaptic devices further include a routing system for routing the data packets between the core circuits. At least one of the neurosynaptic devices is faulty. The routing system is configured for selectively bypassing each faulty neurosynaptic device when processing and routing the data packets.Type: GrantFiled: August 16, 2019Date of Patent: November 23, 2021Assignee: International Business Machines CorporationInventors: Rodrigo Alvarez-Icaza Rivera, John V. Arthur, Andrew S. Cassidy, Bryan L. Jackson, Paul A. Merolla, Dharmendra S. Modha, Jun Sawada
-
Patent number: 11074496Abstract: Embodiments of the invention relate to providing transposable access to a synapse array using a recursive array layout. One embodiment comprises maintaining synaptic weights for multiple synapses connecting multiple axons and multiple neurons, wherein the synaptic weights are maintained based on a recursive array layout. The recursive array layout facilitates transposable access to the synaptic weights. A neuronal spike event between an axon and a neuron is communicated via a corresponding connecting synapse by accessing the synaptic weight of the corresponding connecting synapse in the recursive array layout.Type: GrantFiled: March 16, 2018Date of Patent: July 27, 2021Assignee: International Business Machines CorporationInventors: John V. Arthur, John E. Barth, Jr., Paul A. Merolla, Dharmendra S. Modha
-
Patent number: 11049001Abstract: The present invention provides a system comprising multiple core circuits. Each core circuit comprises multiple electronic axons for receiving event packets, multiple electronic neurons for generating event packets, and a fanout crossbar including multiple electronic synapse devices for interconnecting the neurons with the axons. The system further comprises a routing system for routing event packets between the core circuits. The routing system virtually connects each neuron with one or more programmable target axons for the neuron by routing each event packet generated by the neuron to the target axons. Each target axon for each neuron of each core circuit is an axon located on the same core circuit as, or a different core circuit than, the neuron.Type: GrantFiled: July 30, 2018Date of Patent: June 29, 2021Assignee: International Business Machines CorporationInventors: Rodrigo Alvarez-Icaza Rivera, John V. Arthur, Andrew S. Cassidy, Bryan L. Jackson, Paul A. Merolla, Dharmendra S. Modha, Jun Sawada
-
Publication number: 20210166107Abstract: The present invention provides a system comprising multiple core circuits. Each core circuit comprises multiple electronic axons for receiving event packets, multiple electronic neurons for generating event packets, and a fanout crossbar including multiple electronic synapse devices for interconnecting the neurons with the axons. The system further comprises a routing system for routing event packets between the core circuits. The routing system virtually connects each neuron with one or more programmable target axons for the neuron by routing each event packet generated by the neuron to the target axons. Each target axon for each neuron of each core circuit is an axon located on the same core circuit as, or a different core circuit than, the neuron.Type: ApplicationFiled: July 30, 2018Publication date: June 3, 2021Inventors: Rodrigo Alvarez-Icaza Rivera, John V. Arthur, Andrew S. Cassidy, Bryan L. Jackson, Paul A. Merolla, Dharmendra S. Modha, Jun Sawada
-
Patent number: 10990872Abstract: A multiplexed neural core circuit according to one embodiment comprises, for an integer multiplexing factor T that is greater than zero, T sets of electronic neurons, T sets of electronic axons, where each set of the T sets of electronic axons corresponds to one of the T sets of electronic neurons, and a synaptic interconnection network comprising a plurality of electronic synapses that each interconnect a single electronic axon to a single electronic neuron, where the interconnection network interconnects each set of the T sets of electronic axons to its corresponding set of electronic neurons.Type: GrantFiled: March 31, 2016Date of Patent: April 27, 2021Assignee: International Business Machines CorporationInventors: Filipp A. Akopyan, Rodrigo Alvarez-Icaza, John V. Arthur, Andrew S. Cassidy, Steven K. Esser, Bryan L. Jackson, Paul A. Merolla, Dharmendra S. Modha, Jun Sawada
-
Patent number: 10984307Abstract: Embodiments of the invention provide a system and circuit interconnecting peripheral devices to neurosynaptic core circuits. The neurosynaptic system includes an interconnect that includes different types of communication channels. A device connects to the neurosynaptic system via the interconnect.Type: GrantFiled: May 30, 2019Date of Patent: April 20, 2021Assignee: International Business Machines CorporationInventors: Filipp A. Akopyan, Rodrigo Alvarez-Icaza Rivera, John V. Arthur, Andrew S. Cassidy, Bryan L. Jackson, Paul A. Merolla, Dharmendra S. Modha, Jun Sawada
-
Patent number: 10984312Abstract: Embodiments of the invention provide a method for mapping a bipartite graph onto a neuromorphic architecture comprising of a plurality of interconnected neuromorphic core circuits. The graph includes a set of source nodes and a set of target nodes. The method comprises, for each source node, creating a corresponding splitter construct configured to duplicate input. Each splitter construct comprises a first portion of a core circuit. The method further comprises, for each target node, creating a corresponding merger construct configured to combine input. Each merger construct comprises a second portion of a core circuit. Source nodes and target nodes are connected based on a permutation of an interconnect network interconnecting the core circuits.Type: GrantFiled: November 3, 2017Date of Patent: April 20, 2021Assignee: International Business Machines CorporationInventors: Arnon Amir, Pallab Datta, Paul A. Merolla, Dharmendra S. Modha
-
Patent number: 10929747Abstract: One embodiment provides a system comprising a memory device for maintaining deterministic neural data relating to a digital neuron and a logic circuit for deterministic neural computation and stochastic neural computation. Deterministic neural computation comprises processing a neuronal state of the neuron based on the deterministic neural data maintained. Stochastic neural computation comprises generating stochastic neural data relating to the neuron and processing the neuronal state of the neuron based on the stochastic neural data generated.Type: GrantFiled: April 10, 2018Date of Patent: February 23, 2021Assignee: International Business Machines CorporationInventors: Rodrigo Alvarez-Icaza, John V. Arthur, Andrew S. Cassidy, Bryan L. Jackson, Paul A. Merolla, Dharmendra S. Modha, Jun Sawada
-
Publication number: 20210011870Abstract: The embodiments disclosed herein relate to chips used to receive and process neurological events in brain matter as captured by electrodes. Such chips may include an array of amplifiers and electrodes to receive neurological voltage signals, the chip including a config circuitry in communication with the array of amplifiers and a controller, the config circuitry configured to receive program instructions and instruct the amplifiers of a voltage threshold and instruct the controller to pass on signals from only specific rows and columns of amplifiers, the controller in communication with the array of amplifiers, the controller configured to packetize the neurological voltage signals into data packets.Type: ApplicationFiled: September 29, 2020Publication date: January 14, 2021Applicant: Neuralink Corp.Inventors: Dongjin Seo, Paul A. Merolla, Manuel Alejandro Monge Osorio
-
Publication number: 20210012909Abstract: A method is described for real-time detecting and classifying of a characteristic signal, such as a neural spike, and forwarding information for further processing if it meets certain criteria. A system (e.g., an on-chip system implanted in a subject's cranium with limited processing power) receives an electrical biological signal. The system filters the signal to generate a filtered signal and fits the filtered signal to a model. The system identifies a set of fit values based on the model, the set of fit values comprising a plurality of sample amplitude values and a respective plurality of time values. Based on the fit values, the system computes a set of characteristic values. The system compares the characteristic values to a corresponding set of threshold values. Based on the comparison, the system determines whether the received biological signal corresponds to a neural spike and, if a spike is detected, forwards on information.Type: ApplicationFiled: July 9, 2020Publication date: January 14, 2021Applicant: Neuralink Corp.Inventors: Thong-Wei Koh, Paul A. MEROLLA, Sonal PINTO, Dongjin SEO
-
Publication number: 20200364535Abstract: Embodiments of the invention relate to a globally asynchronous and locally synchronous neuromorphic network. One embodiment comprises generating a synchronization signal that is distributed to a plurality of neural core circuits. In response to the synchronization signal, in at least one core circuit, incoming spike events maintained by said at least one core circuit are processed to generate an outgoing spike event. Spike events are asynchronously communicated between the core circuits via a routing fabric comprising multiple asynchronous routers.Type: ApplicationFiled: October 29, 2018Publication date: November 19, 2020Inventors: Rodrigo Alvarez-Icaza Rivera, John V. Arthur, Andrew S. Cassidy, Paul A. Merolla, Dharmendra S. Modha
-
Patent number: 10839287Abstract: Embodiments of the invention relate to a globally asynchronous and locally synchronous neuromorphic network. One embodiment comprises generating a synchronization signal that is distributed to a plurality of neural core circuits. In response to the synchronization signal, in at least one core circuit, incoming spike events maintained by said at least one core circuit are processed to generate an outgoing spike event. Spike events are asynchronously communicated between the core circuits via a routing fabric comprising multiple asynchronous routers.Type: GrantFiled: October 29, 2018Date of Patent: November 17, 2020Assignee: International Business Machines CorporationInventors: Rodrigo Alvarez-Icaza Rivera, John V. Arthur, Andrew S. Cassidy, Paul A. Merolla, Dharmendra S. Modha