Patents by Inventor Paul C. Miranda
Paul C. Miranda has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10366027Abstract: A method for steering data for an I/O write operation includes, in response to receiving the I/O write operation, identifying, at an interconnect fabric, a cache of one of a plurality of compute complexes as a target cache for steering the data based on at least one of: a software-provided steering indicator, a steering configuration implemented at boot initialization, and coherency information for a cacheline associated with the data. The method further includes directing, via the interconnect fabric, the identified target cache to cache the data from the I/O write operation. The data is temporarily buffered at the interconnect fabric, and if the target cache attempts to fetch the data while the data is still buffered at the interconnect fabric, the interconnect fabric provides a copy of the buffered data in response to the fetch operation instead of initiating a memory access operation to obtain the data from memory.Type: GrantFiled: November 29, 2017Date of Patent: July 30, 2019Assignees: Advanced Micro Devices, Inc., ATI Technologies ULCInventors: Eric Christopher Morton, Elizabeth Cooper, William L. Walker, Douglas Benson Hunt, Richard Martin Born, Richard H. Lee, Paul C. Miranda, Philip Ng, Paul Moyer
-
Publication number: 20190163656Abstract: A method for steering data for an I/O write operation includes, in response to receiving the I/O write operation, identifying, at an interconnect fabric, a cache of one of a plurality of compute complexes as a target cache for steering the data based on at least one of: a software-provided steering indicator, a steering configuration implemented at boot initialization, and coherency information for a cacheline associated with the data. The method further includes directing, via the interconnect fabric, the identified target cache to cache the data from the I/O write operation. The data is temporarily buffered at the interconnect fabric, and if the target cache attempts to fetch the data while the data is still buffered at the interconnect fabric, the interconnect fabric provides a copy of the buffered data in response to the fetch operation instead of initiating a memory access operation to obtain the data from memory.Type: ApplicationFiled: November 29, 2017Publication date: May 30, 2019Inventors: Eric Christopher MORTON, Elizabeth COOPER, William L. WALKER, Douglas Benson HUNT, Richard Martin BORN, Richard H. Lee, Paul C. MIRANDA, Philip NG, Paul MOYER
-
Patent number: 8570881Abstract: A technique for characterizing a communications interface includes determining a voltage margin and a timing margin of the interface based on data sampled by a sampling device of a receiver of the interface. In at least one embodiment of the invention, a method for determining margin associated with a receiver circuit of an integrated circuit includes periodically sampling a signal over a time period by a receiver sampling circuit of the receiver circuit to generate a sampled version of the signal. The method includes incrementally varying a value of the parameter associated with the signal. The varying of the parameter is through a range of values of the parameter over the time period. The method includes determining a margin value of the receiver circuit associated with the parameter based, at least in part, on the sampled version of the signal.Type: GrantFiled: January 29, 2007Date of Patent: October 29, 2013Assignee: Advanced Micro Devices, Inc.Inventors: Gerald R. Talbot, Paul C. Miranda, Emerson S. Fang, Rohit Kumar
-
Publication number: 20130077701Abstract: A method and apparatus are described for adjusting a bit width of an input/output (I/O) link established between a transmitter and a receiver. The I/O link has a plurality of bit lanes. The transmitter may send to the receiver a command identifying at least one selected bit lane of the I/O link that will be powered off or powered on in response to detecting that a bit width adjustment threshold of the I/O link has been reached.Type: ApplicationFiled: September 23, 2011Publication date: March 28, 2013Applicant: ADVANCED MICRO DEVICES, INC.Inventors: Benjamin Tsien, Kevin M. Lepak, Paul C. Miranda, William A. Hughes, Wade L. Williams, Chenping Yang, Adam L. From
-
Patent number: 8402241Abstract: An integrated circuit device includes a first plurality of non-volatile memory locations such as fuses that supply programmed values corresponding to initially selected device features such as voltage, frequency, clock speed, and cache parameters. The device is programmed with a lock value in a second plurality of non-volatile memory locations. That lock value may be a randomly generated number that is unique for each device. After initial programming of the device, access to the device is prevented by appropriately programming access control. In order to unlock the device and modify device features, an unlock key value is supplied to the device. If the unlock key value correctly corresponds to the lock value, the device features can be modified. In that way device features can be modified, but security is maintained to prevent unauthorized modification to device features.Type: GrantFiled: October 2, 2007Date of Patent: March 19, 2013Assignee: Advanced Micro Devices, Inc.Inventors: Paul C. Miranda, Kenneth Alan House, Charles K. Bachand
-
Patent number: 8000404Abstract: A technique for reducing crosstalk between communications paths includes scrambling data using scrambling functions that reduce or substantially minimize a probability that worst-case data patterns occur on communications paths adjacent to a potential victim communications path. In at least one embodiment of the invention, a method includes scrambling a plurality of data bits based at least in part on respective ones of a plurality of distinct combinations of one or more taps of a linear feedback shift register (LFSR). The plurality of data bits are scrambled for transmission during a first bit-time on corresponding ones of a plurality of adjacent communications paths.Type: GrantFiled: January 26, 2007Date of Patent: August 16, 2011Assignee: Advanced Micro Devices, Inc.Inventors: Gerald R. Talbot, Paul C. Miranda
-
Patent number: 7986727Abstract: An in-band configuration technique configures a data communications link for high-speed data communications between at least a first and second integrated circuit using in-band communications between the first and second integrated circuits. The technique configures at least one equalizer of the data communications link with predetermined equalizer settings selected from a plurality of predetermined equalizer settings based on a selected rate of data communications for the link.Type: GrantFiled: December 21, 2006Date of Patent: July 26, 2011Assignee: GLOBALFOUNDRIES Inc.Inventors: Gerald R. Talbot, Larry D. Hewitt, Paul C. Miranda, Rohit Kumar, Emerson S. Fang
-
Patent number: 7913150Abstract: An integrated circuit communications interface operable consistent with multiple data transmission protocols includes error detection circuitry that implements a cyclic redundancy check (i.e., CRC) function. The error detection circuitry generates a checksum based, at least in part, on a selected one of the multiple data transmission protocols. The error detection circuitry includes at least one circuit that generates a digital code according to an operation including terms common to the multiple data transmission protocols. That digital code is combined with a selected digital code to generate the CRC. The selected digital code is generated by an individual circuit corresponding to a respective one of the multiple data transmission protocols. The individual circuit generates the selected digital code according to an operation including at least terms exclusive to the respective one of the multiple data transmission protocols.Type: GrantFiled: March 13, 2007Date of Patent: March 22, 2011Assignee: Advanced Micro Devices, Inc.Inventor: Paul C. Miranda
-
Patent number: 7617404Abstract: A first portion of a communication link is operated in a power savings mode at the same time that a second portion of the communication link is operated in a normal operational mode. For the first portion, a refresh mode is entered from the power savings mode in which one or more training patterns are transmitted over the first portion, while the second portion remains in the normal operational mode. An indication when to activate and deactivate the refresh mode may be sent over the second portion of the communication link. The refresh mode may be periodically entered from the power savings mode based on an interval register specifying the amount of time the communication link should remain in the power savings mode before a refresh occurs. In addition, the amount of time spent in the refresh mode may be programmable.Type: GrantFiled: July 7, 2006Date of Patent: November 10, 2009Assignee: Advanced Micro Devices, Inc.Inventors: Paul A. Mackey, Paul C. Miranda, Larry D. Hewitt, Jonathan M. Owen
-
Patent number: 7607031Abstract: A computer system includes a first and a second integrated circuit coupled by a communication link. The communication link operates in a power savings mode in which data is not transmitted over the link. Periodically, the communication link enters a training phase in which training patterns are transmitted over the communication link for a predetermined time period. The communication link returns to the power savings mode after the predetermined time period has elapsed. At least one sideband signal, separate from the communication link, and coupled between the first and second integrated circuits, is used to indicate when to enter the training phase from the power savings mode and exit the training phase and return to the power savings mode.Type: GrantFiled: July 7, 2006Date of Patent: October 20, 2009Assignee: Advanced Micro Devices, Inc.Inventors: Paul A. Mackey, Paul C. Miranda, Larry D. Hewitt, Jonathan M. Owen
-
Publication number: 20090089529Abstract: An integrated circuit device includes a first plurality of non-volatile memory locations such as fuses that supply programmed values corresponding to initially selected device features such as voltage, frequency, clock speed, and cache parameters. The device is programmed with a lock value in a second plurality of non-volatile memory locations. That lock value may be a randomly generated number that is unique for each device. After initial programming of the device, access to the device is prevented by appropriately programming access control. In order to unlock the device and modify device features, an unlock key value is supplied to the device. If the unlock key value correctly corresponds to the lock value, the device features can be modified. In that way device features can be modified, but security is maintained to prevent unauthorized modification to device features.Type: ApplicationFiled: October 2, 2007Publication date: April 2, 2009Inventors: Paul C. Miranda, Kenneth Alan House, Charles K. Bachand
-
Publication number: 20080229174Abstract: An integrated circuit communications interface operable consistent with multiple data transmission protocols includes error detection circuitry that implements a cyclic redundancy check (i.e., CRC) function. The error detection circuitry generates a checksum based, at least in part, on a selected one of the multiple data transmission protocols. The error detection circuitry includes at least one circuit that generates a digital code according to an operation including terms common to the multiple data transmission protocols. That digital code is combined with a selected digital code to generate the CRC. The selected digital code is generated by an individual circuit corresponding to a respective one of the multiple data transmission protocols. The individual circuit generates the selected digital code according to an operation including at least terms exclusive to the respective one of the multiple data transmission protocols.Type: ApplicationFiled: March 13, 2007Publication date: September 18, 2008Inventor: Paul C. Miranda
-
Patent number: 7421525Abstract: A system including a host coupled to a serially connected chain of memory modules. In one embodiment, each of the memory modules includes a memory control hub for controlling access to a plurality of memory chips on the memory module. The memory modules are coupled serially in a chain to the host via a plurality of memory links. Each memory link may include an uplink for conveying transactions toward the host and a downlink for conveying transactions originating at the host to a next memory module in the chain. The uplink and the downlink may convey transactions using packets that include control and configuration packets and memory access packets. The memory control hub may convey a transaction received on a first downlink of a first memory link on a second downlink of a second memory link independent of decoding the transaction.Type: GrantFiled: May 10, 2004Date of Patent: September 2, 2008Assignee: Advanced Micro Devices, Inc.Inventors: R. Stephen Polzin, Frederick D. Weber, Gerald R. Talbot, Larry D. Hewitt, Richard W. Reeves, Shwetal A. Patel, Ross V. La Fetra, Dale E. Gulick, Mark D. Hummel, Paul C. Miranda
-
Publication number: 20070230687Abstract: A technique for reducing crosstalk between communications paths includes scrambling data using scrambling functions that reduce or substantially minimizing a probability that worst-case data patterns occur on communications paths adjacent to a potential victim communications path. In at least one embodiment of the invention, a method includes scrambling a plurality of data bits based at least in part on respective ones of a plurality of distinct combinations of one or more taps of a linear feedback shift register (LFSR). The plurality of data bits are scrambled for transmission during a first bit-time on corresponding ones of a plurality of adjacent communications paths.Type: ApplicationFiled: January 26, 2007Publication date: October 4, 2007Inventors: Gerald R. Talbot, Paul C. Miranda
-
Publication number: 20070230513Abstract: A technique for characterizing a communications interface includes determining a voltage margin and a timing margin of the interface based on data sampled by a sampling device of a receiver of the interface. In at least one embodiment of the invention, a method for determining margin associated with a receiver circuit of an integrated circuit includes periodically sampling a signal over a time period by a receiver sampling circuit of the receiver circuit to generate a sampled version of the signal. The method includes incrementally varying a value of the parameter associated with the signal. The varying of the parameter is through a range of values of the parameter over the time period. The method includes determining a margin value of the receiver circuit associated with the parameter based, at least in part, on the sampled version of the signal.Type: ApplicationFiled: January 29, 2007Publication date: October 4, 2007Inventors: Gerald R. Talbot, Paul C. Miranda, Emerson S. Fang, Rohit Kumar
-
Publication number: 20070230553Abstract: An in-band configuration technique configures a data communications link for high-speed data communications between at least a first and second integrated circuit using in-band communications between the first and second integrated circuits. The technique configures at least one equalizer of the data communications link with predetermined equalizer settings selected from a plurality of predetermined equalizer settings based on a selected rate of data communications for the link.Type: ApplicationFiled: December 21, 2006Publication date: October 4, 2007Inventors: Gerald R. Talbot, Larry D. Hewitt, Paul C. Miranda
-
Patent number: 7174467Abstract: A message based power management approach is utilized to provide power management for a multi-processor system. A power management message is received at one processor of the multi-processor system over an input/output communication link that provides input/output access for the processors of the multi-processor system. The power management message includes a power management field encoding a power management state for processors of the multi-processor system. The processor that received the power management message over the input/output communication link sends a power management message to other processors in the multi-processor system over one or more inter-processor communication links encoding the power management state.Type: GrantFiled: June 28, 2002Date of Patent: February 6, 2007Assignee: Advanced Micro Devices, Inc.Inventors: Frank P. Helms, Dale E. Gulick, Larry D. Hewitt, William A. Hughes, Paul C. Miranda, Derrick R. Meyer, Scott E. Swanstrom, Scott A. White
-
Patent number: 7051218Abstract: A message based power management system converts legacy signals used in power management, and other signals used to differentiate between power states, to messages sent over a communication link. A system message sent on a communication link includes a field encoding the level of power management for the device receiving the system message. Further, one or more additional signals, separate from the communication link, may be used to indicate when to take action after the power management message has been received.Type: GrantFiled: June 28, 2002Date of Patent: May 23, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Dale E. Gulick, Frank P. Helms, Larry D. Hewitt, William A. Hughes, Paul C. Miranda, Derrick R. Meyer, Scott E. Swanstrom, Scott A. White
-
Patent number: 7016213Abstract: A host is coupled to a serially connected chain of memory modules. In one embodiment, a method for initializing the host and each of memory modules includes the host transmitting a first synchronization pattern and a second synchronization pattern downstream in response to a reset condition. The method also includes each memory module in the serially connected chain of memory modules receiving and forwarding the first and the second synchronization pattern. Each memory module receives and forwards the first and the second synchronization pattern. Further, the method includes the host transmitting a plurality of NOP packets downstream in response to transmitting the second synchronization pattern. Lastly, the method includes a portion of the memory modules injecting and transmitting NOP packets upstream in response to receiving the second synchronization pattern from downstream.Type: GrantFiled: May 10, 2004Date of Patent: March 21, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Richard W. Reeves, Ross V. La Fetra, Paul C. Miranda
-
Patent number: 6865618Abstract: A system and method of assigning device numbers to a plurality of I/O nodes of a computer system. Each of the plurality of input/output nodes is initialized to a common default device number. The method includes assigning a unique device number such as a Unit ID, for example, to each one of the input/output nodes. The method may also include determining whether any one of the input/output nodes includes a graphics port. The method may further include reassigning the default device number to a particular one of the input/output nodes in response to determining that the particular one of the input/output nodes a graphics port.Type: GrantFiled: March 29, 2002Date of Patent: March 8, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Larry D. Hewitt, Paul C. Miranda