Patents by Inventor Pawitter Mangat
Pawitter Mangat has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20190056651Abstract: A photomask includes a substrate having a top surface. A topographical feature is formed on the top surface of the substrate. The topographical feature may be a bump or a pit created on the top surface of the substrate. A reflector is formed on the top surface of the substrate over the topographical feature. The topographical feature warps the reflector in order to generate phase and/or amplitude gradients in light reflected off the reflector. An absorber is patterned on the reflector defining lithographic patterns for a resist material. The gradients in the light reflected off the reflector create shadow regions during lithography of the resist material using extreme ultraviolet (EUV) light.Type: ApplicationFiled: August 21, 2017Publication date: February 21, 2019Applicant: GLOBALFOUNDRIES INC.Inventors: Erik Verduijn, Yulu Chen, Lars Liebmann, Pawitter Mangat
-
Patent number: 8911920Abstract: A method for fabricating integrated circuits includes fabricating an EUV mask by providing a photomask having a border region. A photoresist is formed over the photomask and has a border region overlying the border region of the photomask. The method exposes an inner portion and an outer portion of the photoresist border region. The method removes the inner portion and the outer portion to expose the border region of the photomask. The border region of the photomask is etched using the photoresist as a mask to form the EUV mask with a non-reflective border. The photoresist is removed from the EUV mask. The method includes forming another photoresist over a partially-fabricated integrated circuit layer and patterning the photoresist by exposure to EUV light reflected from the EUV mask to expose portions of the partially-fabricated integrated circuit layer. Portions of the partially-fabricated integrated circuit layer and the photoresist are removed.Type: GrantFiled: March 15, 2013Date of Patent: December 16, 2014Assignee: GlobalFoundries, Inc.Inventors: Sudharshanan Raghunathan, Pawitter Mangat, Hui Peng Koh
-
Publication number: 20140272677Abstract: A method for fabricating integrated circuits includes fabricating an EUV mask by providing a photomask having a border region. A photoresist is formed over the photomask and has a border region overlying the border region of the photomask. The method exposes an inner portion and an outer portion of the photoresist border region. The method removes the inner portion and the outer portion to expose the border region of the photomask. The border region of the photomask is etched using the photoresist as a mask to form the EUV mask with a non-reflective border. The photoresist is removed from the EUV mask. The method includes forming another photoresist over a partially-fabricated integrated circuit layer and patterning the photoresist by exposure to EUV light reflected from the EUV mask to expose portions of the partially-fabricated integrated circuit layer. Portions of the partially-fabricated integrated circuit layer and the photoresist are removed.Type: ApplicationFiled: March 15, 2013Publication date: September 18, 2014Applicant: GLOBALFOUNDRIES, INC.Inventors: Sudharshanan Raghunathan, Pawitter Mangat, Hui Peng Koh
-
Patent number: 8739098Abstract: Embodiments of the invention provide approaches for extreme ultraviolet (EUV) defect reconstruction and compensation repair. Specifically, a defect starting point of a defect of a mask is determined, and the performance of the mask with the defect is simulated. The simulated performance of the mask is compared to an empirical analysis of the mask to produce a profile of the mask and the defect. An initial image of the mask geometry, with the defect, is calculated, and then compared to a target image of the mask. From this, a compensated layout is generated. As such, embodiments provide a EUV fabrication system that detects and corrects for defects in the blanks and patterned masks to avoid or counteract the defect. Once a compensated pattern has been designed and successfully simulated, the mask may be patterned with the compensated design.Type: GrantFiled: February 20, 2013Date of Patent: May 27, 2014Assignee: Globalfoundries Inc.Inventors: Christopher H. Clifford, Fan Jiang, Pawitter Mangat
-
Patent number: 8706540Abstract: Incoming audio from mobile devices can be centrally processed, where a server can filter background noise in real time, such as by using an XOR function. Instead of discarding the filtered noise, however, it can be processed in parallel to dynamically construct an acoustic map of the environment. The acoustic map can be generated from an aggregation of sound data from multiple devices positioned in a geographic environment. The acoustic map can be linked to a configurable set of rules, conditions, and events, which can cause dynamic adjustments to be made to a workforce task management system. For example, employee availability can be assessed using the acoustic map and workforce tasks can be assigned based in part upon this availability.Type: GrantFiled: December 8, 2010Date of Patent: April 22, 2014Assignee: Motorola Solutions, Inc.Inventors: Pawitter Mangat, Timothy J. Collins, Young S. Lee
-
Patent number: 8592103Abstract: Embodiments of a method for fabricating an extreme ultraviolet (EUV) mask having a die pattern area are provided, as are embodiments of a method for fabricating an integrated circuit utilizing an EUV mask and embodiments of an EUV mask. In one embodiment, the EUV mask fabrication method includes obtaining an EUV mask blank including a substrate and a multi-layer (ML) reflector disposed over the substrate, and annealing localized portions of the ML reflector to produce an EUV light-absorptive border extending at least partially around an outer perimeter of the die pattern area.Type: GrantFiled: July 25, 2011Date of Patent: November 26, 2013Assignee: GLOBALFOUNDRIES, Inc.Inventors: Pawitter Mangat, Lei Sun, Oleg Kritsun
-
Publication number: 20130029253Abstract: Embodiments of a method for fabricating an extreme ultraviolet (EUV) mask having a die pattern area are provided, as are embodiments of a method for fabricating an integrated circuit utilizing an EUV mask and embodiments of an EUV mask. In one embodiment, the EUV mask fabrication method includes obtaining an EUV mask blank including a substrate and a multi-layer (ML) reflector disposed over the substrate, and annealing localized portions of the ML reflector to produce an EUV light-absorptive border extending at least partially around an outer perimeter of the die pattern area.Type: ApplicationFiled: July 25, 2011Publication date: January 31, 2013Applicant: GLOBALFOUNDRIES INC.Inventors: Pawitter Mangat, Lei Sun, Oleg Kritsun
-
Publication number: 20120150578Abstract: Incoming audio from mobile devices can be centrally processed, where a server can filter background noise in real time, such as by using an XOR function. Instead of discarding the filtered noise, however, it can be processed in parallel to dynamically construct an acoustic map of the environment. The acoustic map can be generated from an aggregation of sound data from multiple devices positioned in a geographic environment. The acoustic map can be linked to a configurable set of rules, conditions, and events, which can cause dynamic adjustments to be made to a workforce task management system. For example, employee availability can be assessed using the acoustic map and workforce tasks can be assigned based in part upon this availability.Type: ApplicationFiled: December 8, 2010Publication date: June 14, 2012Applicant: Motorola Solutions, Inc.Inventors: Pawitter Mangat, Timothy J. Collins, Young S. Lee
-
Patent number: 7378197Abstract: A patterned reflective semiconductor mask uses a multiple layer ARC overlying an absorber stack that overlies a reflective substrate. The absorber stack has more than one layer and an upper layer of the absorber stack has a predetermined metal. The multiple layer ARC overlying the upper layer of the absorber stack has layers of nitrogen, oxygen and nitrogen combined with the predetermined metal of the upper layer of the absorber stack. The oxygen layer in the ARC has less metallic properties than the nitrogen layers therein. In one form, an overlying dielectric layer is positioned on the multiple layer ARC to increase light interference. The ARC provides wide bandwidth inspection contrast for extreme ultra-violet (EUV) reticles.Type: GrantFiled: November 7, 2005Date of Patent: May 27, 2008Assignee: Freescale Semiconductor, Inc.Inventors: James R. Wasson, Pawitter Mangat
-
Publication number: 20070200187Abstract: A method (40) for fabricating a nanoscale device, includes nano-imprinting (44) a one dimensional nanostructure (20) on a material (12), forming (46) a patterning layer (22, 26) over the one dimensional nanostructure (20) and the material (12), patterning (48) the patterning layer (22, 26) to differentiate an area over the one dimensional nanostructure (20), and etching (52, 56) the differentiated area and a portion of the material (12) to create a trench (24) under the one dimensional nanostructure (20). The one dimensional nanostructure (20) is coupled to circuitry (30) formed in the material (12).Type: ApplicationFiled: February 28, 2006Publication date: August 30, 2007Inventors: Islamshah Amlani, Pawitter Mangat
-
Patent number: 7026076Abstract: A patterned reflective semiconductor mask (10) uses a multiple layer ARC (24, 26, 28) overlying an absorber stack (22) that overlies a reflective substrate (12, 14). The absorber stack has more than one layer and an upper layer of the absorber stack has a predetermined metal. The multiple layer ARC overlying the upper layer of the absorber stack has layers of nitrogen, oxygen and nitrogen combined with the predetermined metal of the upper layer of the absorber stack. The oxygen layer in the ARC has less metallic properties than the nitrogen layers therein. In one form, an overlying dielectric layer (30) is positioned on the multiple layer ARC to increase light interference. The ARC provides wide bandwidth inspection contrast for extreme ultra-violet (EUV) reticles.Type: GrantFiled: March 3, 2003Date of Patent: April 11, 2006Assignee: Freescale Semiconductor, Inc.Inventors: James R. Wasson, Pawitter Mangat
-
Publication number: 20060057476Abstract: A patterned reflective semiconductor mask uses a multiple layer ARC overlying an absorber stack that overlies a reflective substrate. The absorber stack has more than one layer and an upper layer of the absorber stack has a predetermined metal. The multiple layer ARC overlying the upper layer of the absorber stack has layers of nitrogen, oxygen and nitrogen combined with the predetermined metal of the upper layer of the absorber stack. The oxygen layer in the ARC has less metallic properties than the nitrogen layers therein. In one form, an overlying dielectric layer is positioned on the multiple layer ARC to increase light interference. The ARC provides wide bandwidth inspection contrast for extreme ultra-violet (EUV) reticles.Type: ApplicationFiled: November 7, 2005Publication date: March 16, 2006Inventors: James Wasson, Pawitter Mangat
-
Patent number: 6986974Abstract: Methods and apparatus are provided for extreme ultraviolet phase shift masks. The apparatus comprises a substrate, a reflectance region, and an attenuating phase shifter. The reflectance region overlies the substrate. The attenuating phase shifter overlies the reflectance region. The attenuating phase shifter includes a plurality of openings that expose portions of the reflectance region. The attenuating phase shifter attenuates radiation through a combination of absorption and destructive interference. The method comprises projecting radiation having a wavelength less than 40 nanometers towards a mask having a plurality of openings through an attenuating phase shifter. The plurality of openings expose a reflectance region in the mask. The attenuating phase shifter is less than 700 angstroms thick. Radiation impinging on the reflectance region exposed by said plurality of openings is reflected whereas radiation impinging on the attenuating phase shifter is attenuated and shifted in phase.Type: GrantFiled: October 16, 2003Date of Patent: January 17, 2006Assignee: Freescale Semiconductor, Inc.Inventors: Sang-In Han, Scott D. Hector, Pawitter Mangat
-
Patent number: 6939650Abstract: A photoresist layer on a semiconductor wafer is patterned using a mask with an absorbing layer that has been repaired by using an additional light-absorbing carbon layer that collects ions that are used in the repair process. After the repair has been completed, the ions that are present in the carbon layer are removed by removing the portion of the carbon layer that is not covered by the absorbing layer. Thus, the absorbing layer, which contains the pattern that is to be exposed on the photoresist layer, also acts as a mask in the removal of the portion of the carbon layer that contains the ions. Thereby the ions that are opaque at the particular wavelength being used are removed from the areas where light is intended to pass through the mask to the photoresist. The buffer layer is made absorbing to avoid problems with reflections at interfaces thereof.Type: GrantFiled: January 17, 2003Date of Patent: September 6, 2005Assignee: Freescale Semiconductor, Inc.Inventors: James R. Wasson, Pawitter Mangat
-
Publication number: 20050084768Abstract: Methods and apparatus are provided for extreme ultraviolet phase shift masks. The apparatus comprises a substrate, a reflectance region, and an attenuating phase shifter. The reflectance region overlies the substrate. The attenuating phase shifter overlies the reflectance region. The attenuating phase shifter includes a plurality of openings that expose portions of the reflectance region. The attenuating phase shifter attenuates radiation through a combination of absorption and destructive interference. The method comprises projecting radiation having a wavelength less than 40 nanometers towards a mask having a plurality of openings through an attenuating phase shifter. The plurality of openings expose a reflectance region in the mask. The attenuating phase shifter is less than 700 angstroms thick. Radiation impinging on the reflectance region exposed by said plurality of openings is reflected whereas radiation impinging on the attenuating phase shifter is attenuated and shifted in phase.Type: ApplicationFiled: October 16, 2003Publication date: April 21, 2005Inventors: Sang-In Han, Scott Hector, Pawitter Mangat
-
Patent number: 6875546Abstract: An attenuated phase shift mask (10 or 20) includes a substrate (12 or 22) and an attenuation stack (11 or 21) overlying the substrate. The attenuation stack includes a chromium layer or ruthenium layer (14 or 24) overlying the substrate, a tantalum silicon oxide layer (16 or 26) overlying the chromium layer or the ruthenium layer, and a tantalum silicon nitride layer (18 or 28) overlying the tantalum silicon oxide layer. The attenuation stack may also include a layer (30) between the substrate (22) and the chromium or ruthenium layer (24). In one embodiment, this layer is a portion of the substrate. The attenuation stack is used to pattern photoresist (50) on a semiconductor wafer. In one embodiment, portions of the substrate adjacent the attenuation stack has a transmission of greater than 90 percent and the attenuation stack has a transmission of 5 to 20 percent at the exposure wavelength.Type: GrantFiled: March 3, 2003Date of Patent: April 5, 2005Assignee: Freescale Semiconductor, Inc.Inventors: James R. Wasson, Pawitter Mangat
-
Publication number: 20040175629Abstract: An attenuated phase shift mask (10 or 20) includes a substrate (12 or 22) and an attenuation stack (11 or 21) overlying the substrate. The attenuation stack includes a chromium layer or ruthenium layer (14 or 24) overlying the substrate, a tantalum silicon oxide layer (16 or 26) overlying the chromium layer or the ruthenium layer, and a tantalum silicon nitride layer (18 or 28) overlying the tantalum silicon oxide layer. The attenuation stack may also include a layer (30) between the substrate (22) and the chromium or ruthenium layer (24). In one embodiment, this layer is a portion of the substrate. The attenuation stack is used to pattern photoresist (50) on a semiconductor wafer. In one embodiment, portions of the substrate adjacent the attenuation stack has a transmission of greater than 90 percent and the attenuation stack has a transmission of 5 to 20 percent at the exposure wavelength.Type: ApplicationFiled: March 3, 2003Publication date: September 9, 2004Inventors: James R. Wasson, Pawitter Mangat
-
Publication number: 20040175630Abstract: A patterned reflective semiconductor mask (10) uses a multiple layer ARC (24, 26, 28) overlying an absorber stack (22) that overlies a reflective substrate (12, 14). The absorber stack has more than one layer and an upper layer of the absorber stack has a predetermined metal. The multiple layer ARC overlying the upper layer of the absorber stack has layers of nitrogen, oxygen and nitrogen combined with the predetermined metal of the upper layer of the absorber stack. The oxygen layer in the ARC has less metallic properties than the nitrogen layers therein. In one form, an overlying dielectric layer (30) is positioned on the multiple layer ARC to increase light interference. The ARC provides wide bandwidth inspection contrast for extreme ultra-violet (EUV) reticles.Type: ApplicationFiled: March 3, 2003Publication date: September 9, 2004Inventors: James R. Wasson, Pawitter Mangat
-
Publication number: 20040142249Abstract: A photoresist layer on a semiconductor wafer is patterned using a mask with an absorbing layer that has been repaired by using an additional light-absorbing carbon layer that collects ions that are used in the repair process. After the repair has been completed, the ions that are present in the carbon layer are removed by removing the portion of the carbon layer that is not covered by the absorbing layer. Thus, the absorbing layer, which contains the pattern that is to be exposed on the photoresist layer, also acts as a mask in the removal of the portion of the carbon layer that contains the ions. Thereby the ions that are opaque at the particular wavelength being used are removed from the areas where light is intended to pass through the mask to the photoresist. The buffer layer is made absorbing to avoid problems with reflections at interfaces thereof.Type: ApplicationFiled: January 17, 2003Publication date: July 22, 2004Inventors: James R. Wasson, Pawitter Mangat
-
Patent number: 6749968Abstract: A stencil mask (12 or 12′) has both a thin membrane layer (106) and a stress controlled layer (104) for enabling electron and ion projection lithography at very small geometries. The thin membrane layer (106) is within a range of substantially forty to two hundred nanometers and is preferably silicon nitride, and the stress controlled layer is preferably a metal or a metal alloy. Annealing of the stress controlled layer (104) may be performed to obtain a desired stress characteristic. Semiconductors are made using the mask by projecting radiation through the thin membrane stencil mask and reduction optics (30) onto resist (44) formed on a plurality of die, the radiation forming a contrast image on the resist that is subsequently developed. Commercially available lithography equipment is compatible with the thin stencil mask.Type: GrantFiled: August 9, 2001Date of Patent: June 15, 2004Assignee: Freescale Semiconductor, Inc.Inventors: Pawitter Mangat, Joe Mogab, Kenneth H. Smith, James R. Wasson