Patents by Inventor Peichun Peter Liu
Peichun Peter Liu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8611368Abstract: Disclosed is an apparatus which operates to substantially evenly distribute commands and/or data packets issued from a managed program or other entity over a given time period. The even distribution of these commands or data packets minimizes congestion in critical resources such as memory, I/O devices and/or the bus for transferring the data between source and destination. Any unmanaged commands or data packets are treated as in conventional technology.Type: GrantFiled: June 17, 2011Date of Patent: December 17, 2013Assignees: International Business Machines Corporation, Kabushiki Kaisha ToshibaInventors: Shigehiro Asano, Charles Ray Johns, Matthew Edward King, Peichun Peter Liu, David Mui, Jieming Qi
-
Patent number: 8483227Abstract: Disclosed is an apparatus which operates to substantially evenly distribute commands and/or data packets issued from a managed program or other entity over a given time period. The even distribution of these commands or data packets minimizes congestion in critical resources such as memory, I/O devices and/or the bus for transferring the data between source and destination. Any unmanaged commands or data packets are treated as in conventional technology.Type: GrantFiled: November 20, 2003Date of Patent: July 9, 2013Assignees: International Business Machines Corporation, Kabushiki Kaisha ToshibaInventors: Shigehiro Asano, Charles Ray Johns, Matthew Edward King, Peichun Peter Liu, David Mui, Jieming Qi
-
Publication number: 20110246695Abstract: Disclosed is an apparatus which operates to substantially evenly distribute commands and/or data packets issued from a managed program or other entity over a given time period. The even distribution of these commands or data packets minimizes congestion in critical resources such as memory, I/O devices and/or the bus for transferring the data between source and destination. Any unmanaged commands or data packets are treated as in conventional technology.Type: ApplicationFiled: June 17, 2011Publication date: October 6, 2011Applicants: INTERNATIONAL BUSINESS MACHINES CORPORATION, TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC., KABUSHIKI KAISHA TOSHIBAInventors: Shigehiro Asano, Charles Ray Johns, Matthew Edward King, Peichun Peter Liu, David Mui, Jieming Qi
-
Patent number: 7725618Abstract: The present invention provides a method and apparatus for creating memory barriers in a Direct Memory Access (DMA) device. A memory barrier command is received and a memory command is received. The memory command is executed based on the memory barrier command. A bus operation is initiated based on the memory barrier command. A bus operation acknowledgment is received based on the bus operation. The memory barrier command is executed based on the bus operation acknowledgment. In a particular aspect, memory barrier commands are direct memory access sync (dmasync) and direct memory access enforce in-order execution of input/output (dmaeieio) commands.Type: GrantFiled: July 29, 2004Date of Patent: May 25, 2010Assignee: International Business Machines CorporationInventors: Michael Norman Day, Charles Ray Johns, Peichun Peter Liu, Thuong Truong, Takeshi Yamazaki
-
Patent number: 7698473Abstract: Methods and apparatus provide for transferring a plurality of data blocks between a shared memory and a local memory of a processor in response to a single DMA command issued by the processor to a direct memory access controller (DMAC), wherein the processor is capable of operative communication with the shared memory and the DMAC is operatively coupled to the local memory.Type: GrantFiled: January 5, 2005Date of Patent: April 13, 2010Assignee: Sony Computer Entertainment Inc.Inventors: Takeshi Yamazaki, Tsutomu Horikawa, James Allan Kahle, Charles Ray Johns, Michael Norman Day, Peichun Peter Liu
-
Patent number: 7657667Abstract: The present invention provides a method and a system for providing cache management commands in a system supporting a DMA mechanism and caches. A DMA mechanism is set up by a processor. Software running on the processor generates cache management commands. The DMA mechanism carries out the commands, thereby enabling the software program management of the caches. The commands include commands for writing data to the cache, loading data from the cache, and for marking data in the cache as no longer needed. The cache can be a system cache or a DMA cache.Type: GrantFiled: March 25, 2004Date of Patent: February 2, 2010Assignee: International Business Machines CorporationInventors: Charles Ray Johns, James Allan Kahle, Peichun Peter Liu, Thuong Quang Truong
-
Publication number: 20090077322Abstract: A system and method for using a data-only transfer protocol to store atomic cache line data in a local storage area is presented. A processing engine includes an atomic cache and a local storage. When the processing engine encounters a request to transfer cache line data from the atomic cache to the local storage (e.g., GETTLAR command), the processing engine utilizes a data-only transfer protocol to pass cache line data through the external bus node and back to the processing engine. The data-only transfer protocol comprises a data phase and does not include a prior command phase or snoop phase due to the fact that the processing engine communicates to the bus node instead of an entire computer system when the processing engine sends a data request to transfer data to itself.Type: ApplicationFiled: September 19, 2007Publication date: March 19, 2009Inventors: Charles Ray Johns, Roy Moonseuk Kim, Peichun Peter Liu, Shigehiro Asano, Anushkumar Rengarajan
-
Patent number: 7287103Abstract: A method, an apparatus, and a computer program product are provided for the handling of write mask operations in an XDR™ DRAM memory system. This invention eliminates the need for a two-port array because the mask generation is done as the data is received. Less logic is needed for the mask calculation because only 144 of the 256 possible byte values are decoded. The mask value is generated and stored in a mask array. Independently, the write data is stored in a write buffer. The mask value is utilized to generate a write mask command. Once the write mask command is issued, the write data and the mask value are transmitted to a multiplexer. The multiplexer masks the write data using the mask value, so that the masked data can be stored in the XDR DRAMS.Type: GrantFiled: May 17, 2005Date of Patent: October 23, 2007Assignee: International Business Machines CorporationInventors: Paul Allen Ganfield, Kent Harold Haselhorst, Charles Ray Johns, Peichun Peter Liu
-
Patent number: 7243200Abstract: A method, an apparatus, and a computer program are provided for controlling memory access. Direct Memory Access (DMA) units have become commonplace in a number of bus architectures. However, managing limited system resources has become a challenge with multiple DMA units. In order to mange the multitude of commands generated and preserve dependencies, embedded flags in commands or a barrier command are used. These operations then can control the order in which commands are executed so as to preserve dependencies.Type: GrantFiled: July 15, 2004Date of Patent: July 10, 2007Assignee: International Business Machines CorporationInventors: Michael Norman Day, Charles Ray Johns, Peichun Peter Liu, Thuong Truong, Takeshi Yamazaki
-
Patent number: 7231479Abstract: A method and apparatus are provided for efficiently operating a round robin arbitration system in a given computer system. The system utilizes a series of banks of requestors and pointer. The banks of requestors and pointers operate on sequential AND-OR-Inverter/OR-AND-Inverter (AOI/OAI) logic to advance the pointer and efficiently select those requestors with pending requests. The use of the AOI/OAI logic circuitry in the banks of requestors and pointers allows for efficient selection and minimization of complex circuitry reducing the overall circuit area.Type: GrantFiled: December 17, 2003Date of Patent: June 12, 2007Assignee: International Business Machines CorporationInventors: Glen Howard Handlogten, Peichun Peter Liu, Jieming Qi
-
Patent number: 7225277Abstract: A system and method are provided for setting up a direct memory access for a first processor. The system includes the first processor and a local memory. The local memory is coupled to the first processor. A first direct memory access controller (DMAC) is coupled to the first processor and the local memory. A system memory is in communication with the first DMAC. A second processor is in communication with the first DMAC such that the second processor sets up the first DMAC to handle data transfer between the local memory and the system memory. The second processor is interrupted when the first DMAC finishes handling the data transfer.Type: GrantFiled: September 4, 2003Date of Patent: May 29, 2007Assignee: International Business Machines CorporationInventors: Charles Ray Johns, Peichun Peter Liu, Thuong Quang Truong, Asano Shigehiro, Takeshi Yamazaki
-
Patent number: 7187614Abstract: An apparatus, a method, and a computer program product are provided for time reduction for an array read access control consisting of a bitcell with logic gating and a pull down device included, therein. To reduce gate delay this design implements gating logic inside the bitcell. The multiplex select gating signals are brought into the bitcell, and are gated with the data array. The gating logic controls the pull down device, and MUX select signals can be produced as a readout of the bitcell. This design reduces gate delay because the dependency upon the gating logic is overridden and the number of stages is reduced.Type: GrantFiled: October 14, 2004Date of Patent: March 6, 2007Assignee: International Business Machines CorporationInventors: Scott Raymond Cottier, Peichun Peter Liu, Shohji Onishi
-
Patent number: 7107376Abstract: Systems and methods for controlling access by a set of agents to a resource, where the agents have corresponding priorities associated with them, and where a monitor associated with the resource controls accesses by the agents to the resource based on the priorities. One embodiment is implemented in a computer system having multiple processors that are connected to a processor bus. The processor bus includes a shaping monitor configured to control access by the processors to the bus. The shaping monitor attempts to distribute the accesses from each of the processors throughout a base period according to priorities assigned to the processors. The shaping monitor allocates slots to the processors in accordance with their relative priorities. Priorities are initially assigned according to the respective bandwidth needs of the processors, but may be modified based upon comparisons of actual to expected accesses to the bus.Type: GrantFiled: January 26, 2004Date of Patent: September 12, 2006Assignees: International Business Machines Corp., Toshiba America Electronic Components, Inc.Inventors: Shigehiro Asano, Peichun Peter Liu, David Mui
-
Patent number: 7069390Abstract: The present invention provides for a plurality of partitioned ways of an associative cache. A pseudo-least recently used binary tree is provided, as is a way partition binary tree, and signals are derived from the way partition binary tree as a function of a mapped partition. Signals from the way partition binary tree and the pseudo-least recently used binary tree are combined. A cache line replacement signal is employable to select one way of a partition as a function of the pseudo-least recently used binary tree and the signals derived from the way partition binary tree.Type: GrantFiled: September 4, 2003Date of Patent: June 27, 2006Assignee: International Business Machines CorporationInventors: Wen-Tzer Thomas Chen, Peichun Peter Liu, Kevin C. Stelzer
-
Patent number: 7055004Abstract: The present invention provides for a cache-accessing system employing a binary tree with decision nodes. A cache comprising a plurality of sets is provided. A locking or streaming replacement strategy is employed for individual sets of the cache. A replacement management table is also provided. The replacement management table is employable for managing a replacement policy of information associated with the plurality of sets. A pseudo least recently used function is employed to determine the least recently used set of the cache, for such reasons as set replacement. An override signal line is also provided. The override signal is employable to enable an overwrite of a decision node of the binary tree. A value signal is also provided. The value signal is employable to overwrite the decision node of the binary tree.Type: GrantFiled: September 4, 2003Date of Patent: May 30, 2006Assignee: International Business Machines CorporationInventors: Jonathan James DeMent, Ronald Hall, Peichun Peter Liu, Thuong Quang Truong
-
Patent number: 7043579Abstract: The present invention provides a data access ring. The data access ring has a plurality of attached processor units (APUs) and a local store associated with each APU. The data access ring has a data command ring, coupled to the plurality of APUs. The data command ring is employable to carry indicia of a selection of one of the plurality of APUs to the APUs. The data access ring also has a data address ring, coupled to the plurality of APUs. The data address ring is further employable to carry indicia of a memory location to the selected APU a predetermined number of clock cycles after the data command ring carries the indicia of the selection of one of the plurality of APUs. The data access ring also has a data transfer ring, coupled to the plurality of APUs. The data transfer ring is employable to transfer data to or from the memory location associated with the APU a predetermined number of clock cycles after the data address ring carries the indicia of the memory location to the selected APU.Type: GrantFiled: December 5, 2002Date of Patent: May 9, 2006Assignee: International Business Machines CorporationInventors: Sang Hoo Dhong, Harm Peter Hofstee, John Samuel Liberty, Peichun Peter Liu
-
Publication number: 20060023552Abstract: A method, an apparatus, and a computer program are provided for reducing power consumption and area of a memory subsystem. In many typical memory subsystems, dynamic topologies are employed to detect logic levels in memory; however, dynamic topologies often require clocking. Both power and area are consumed as a result of the clocking. To combat the consumption of power and area, the memory subsystem has been modified so that an enable signal, that must be present, is utilized instead to provide the clocking.Type: ApplicationFiled: July 15, 2004Publication date: February 2, 2006Applicant: International Business Machines CorporationInventors: Anthony Gus Aipperspach, Peichun Peter Liu, Jieming Qi
-
Patent number: 6983387Abstract: Disclosed is an electronic chip containing a plurality of electronic circuit partitions, distributed over the area of the chip, each including a processor core and a clock phase domain different from cores in other partitions of the chip. A source of same frequency, but different phase clock signals representing different clock domains, provides different phase signals to adjacent partitions for the purpose of reducing instantaneous magnitude switching currents. Intra-chip communication circuitry distributes control and data signals between partitions.Type: GrantFiled: October 17, 2002Date of Patent: January 3, 2006Assignee: International Business Machines CorporationInventors: David William Boerstler, Sang Hoo Dhong, Harm Peter Hofstee, Peichun Peter Liu
-
Patent number: 6961820Abstract: A system and method are provided for efficiently processing data with a cache in a computer system. The computer system has a processor, a cache and a system memory. The processor issues a data request for streaming data. The streaming data has one or more small data portions. The system memory is in communication with the processor. The system memory has a specific area for storing the streaming data. The cache is coupled to the processor. The cache has a predefined area locked for the streaming data. A cache controller is coupled to the cache and is in communication with both the processor and the system memory to transmit at least one small data portion of the streaming data from the specific area of the system memory to the predefined area of the cache when the one small data portion is not found in the predefined area of the cache.Type: GrantFiled: February 12, 2003Date of Patent: November 1, 2005Assignee: International Business Machines CorporationInventors: Michael Norman Day, Charles Ray Johns, James Allan Kahle, Peichun Peter Liu, David J. Shippy, Thuong Quang Truong
-
Patent number: 6931493Abstract: The present invention provides for determining an MRU or LRU way of a partitioned cache. The partitioned cache has a plurality of ways. There are a plurality of partitions, each partition comprising at least one way. An updater is employable to update a logic table as a function of an access of a way. Partition comparison logic is employable to determine whether two ways are members of the same partition, and to allow the comparison of the ways correlating to a first matrix indices and a second matrix indices. An intersection generator is employable to create an intersection box of the memory table as a function of a first and second matrix indices. Access order logic is employable to combine the output of the intersection generator, thereby determining which way is the most or least recently used way.Type: GrantFiled: January 16, 2003Date of Patent: August 16, 2005Assignee: International Business Machines CorporationInventors: Charles Ray Johns, James Allan Kahle, Peichun Peter Liu