Patents by Inventor Peng-Hsin LEE
Peng-Hsin LEE has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20170092570Abstract: A package structure includes an encapsulant, an active component, a first lead frame segment, and a second lead frame segment. The active component is encapsulated within the encapsulant and includes first and second electrodes. The first and second electrodes are respectively disposed on and electrically connected to the first and second lead frame segments. The first and second lead frame segments respectively have first and second exposed surfaces. The first exposed surface and the first electrode are respectively located on opposite sides of the first lead frame segment. The second exposed surface and the second electrode are respectively located on opposite sides of the second lead frame segment. The first and second exposed surfaces are exposed outside the encapsulant. A minimal distance from the first electrode to the second electrode is less than a minimal distance from the first exposed surface to the second exposed surface.Type: ApplicationFiled: May 18, 2016Publication date: March 30, 2017Inventors: Hsin-Chang TSAI, Peng-Hsin LEE
-
Patent number: 9431327Abstract: A semiconductor device includes a lead frame, a first semiconductor component, a second semiconductor component, and a first conductive member. The lead frame includes a first segment having a first bottom plate, and a second segment having a second bottom plate. The first segment and the second segment are arranged side by side, the first bottom plate is spatially isolated from the second bottom plate, and the first bottom plate is thicker than the second bottom plate. The first semiconductor component is disposed on the first bottom plate, and the second semiconductor component is disposed on the second bottom plate. The second semiconductor component is thicker than the first semiconductor component. The first conductive member electrically connects the second semiconductor component to the first segment.Type: GrantFiled: May 30, 2014Date of Patent: August 30, 2016Assignee: DELTA ELECTRONICS, INC.Inventors: Hsin-Chang Tsai, Chia-Yen Lee, Peng-Hsin Lee
-
Patent number: 9385070Abstract: A semiconductor component comprising a lateral semiconductor device, a vertical semiconductor device, and a leadframe is provided. The lateral semiconductor device has a first side and a second side, and a first electrode, a second electrode, and a control electrode positioned on the first side. The vertical semiconductor device has a first side and a second side, a second electrode and a control electrode of it positioned on the second side and a first electrode of it positioned on the first side. The leadframe electrically and respectively connected to each of the first electrode of the lateral semiconductor device, the second electrode of the lateral semiconductor device, the second electrode of the vertical semiconductor device, and the control electrodes, wherein the first side of the vertical semiconductor device is mounted on the second side of the lateral semiconductor device, and the first electrodes of both devices are electrically connected.Type: GrantFiled: June 28, 2013Date of Patent: July 5, 2016Assignee: DELTA ELECTRONICS, INC.Inventors: Hsin-Chang Tsai, Chia-Yen Lee, Peng-Hsin Lee
-
Publication number: 20160172281Abstract: A packaging structure includes a lead frame, a chip, and a packaging material. The lead frame has a pair of opposed first surface and second surface, and has a first recessed region located on the second surface. The chip has a pair of opposed first surface and second surface. The first surface of the chip is fixed on the first recessed region. The packaging material surrounds the lead frame and the chip. The second surface of the chip is exposed from the packaging material, and the first surface of the lead frame is exposed from the packaging material.Type: ApplicationFiled: February 25, 2016Publication date: June 16, 2016Inventors: Hsin-Chang TSAI, Peng-Hsin LEE
-
Publication number: 20160148855Abstract: A packaging device including a first semiconductor device, a thermal dissipating component, an encapsulation layer, a via, and a pad. The first semiconductor device includes a substrate, an active region, and an electrode. The active region is disposed between the substrate and the electrode. The substrate has a first surface opposite to the active region, and the electrode has a second surface opposite to the active region. The thermal dissipating component is disposed on the first surface of the substrate. The encapsulation layer encloses the second surface of the electrode and a part of the thermal dissipating component, such that another part of the thermal dissipating component is exposed by the encapsulation layer. The pad is disposed on the encapsulation layer. The via is disposed in the encapsulation layer and connects the pad to the electrode.Type: ApplicationFiled: November 21, 2014Publication date: May 26, 2016Inventors: Hsin-Chang TSAI, Chia-Yen LEE, Peng-Hsin LEE
-
Patent number: 9275982Abstract: A package structure including: a first semiconductor device including a first semiconductor substrate and a first electronic device, the first semiconductor device having a first side and a second side, wherein at least part of the first electronic device being adjacent to the first side, and the first semiconductor device has a via-hole formed through the first semiconductor device, wherein the via-hole has a first opening adjacent to the first side; an interconnection structure disposed in the first semiconductor device, wherein the interconnection structure includes: a via structure disposed in the via-hole without exceeding the first opening; a first pad disposed on the first side of the first semiconductor device and covering the via-hole; and a second semiconductor device vertically integrated with the first semiconductor device.Type: GrantFiled: January 7, 2015Date of Patent: March 1, 2016Assignee: DELTA ELECTRONICS, INC.Inventors: Chia-Yen Lee, Hsin-Chang Tsai, Peng-Hsin Lee
-
Patent number: 9209164Abstract: A package structure including: a first semiconductor device including a first semiconductor substrate and a first electronic device, the first semiconductor device having a first side and a second side, wherein at least part of the first electronic device being adjacent to the first side, and the first semiconductor device has a via-hole formed through the first semiconductor device, wherein the via-hole has a first opening adjacent to the first side; an interconnection structure disposed in the first semiconductor device, wherein the interconnection structure includes: a via structure disposed in the via-hole without exceeding the first opening; a first pad disposed on the first side of the first semiconductor device and covering the via-hole; and a second semiconductor device vertically integrated with the first semiconductor device.Type: GrantFiled: September 6, 2013Date of Patent: December 8, 2015Assignee: Delta Electronics, Inc.Inventors: Chia-Yen Lee, Hsin-Chang Tsai, Peng-Hsin Lee
-
Publication number: 20150348889Abstract: A semiconductor device includes a lead frame, a first semiconductor component, a second semiconductor component, and a first conductive member. The lead frame includes a first segment having a first bottom plate, and a second segment having a second bottom plate. The first segment and the second segment are arranged side by side, the first bottom plate is spatially isolated from the second bottom plate, and the first bottom plate is thicker than the second bottom plate. The first semiconductor component is disposed on the first bottom plate, and the second semiconductor component is disposed on the second bottom plate. The second semiconductor component is thicker than the first semiconductor component. The first conductive member electrically connects the second semiconductor component to the first segment.Type: ApplicationFiled: May 30, 2014Publication date: December 3, 2015Applicant: DELTA ELECTRONICS, INC.Inventors: Hsin-Chang TSAI, Chia-Yen LEE, Peng-Hsin LEE
-
Patent number: 9177957Abstract: An embedded packaging device is provided, including a leadframe, a first semiconductor component, a second semiconductor component, a passive component, and a first dielectric layer. The leadframe forms a counterbore. The first semiconductor component is disposed on the leadframe. The second semiconductor component is disposed on the leadframe and electrically connected with the first semiconductor component through the leadframe. The passive component is disposed on the leadframe and has a different thickness from the first semiconductor component, wherein the passive component or the first semiconductor component is disposed in the counterbore of the leadframe, such that a top surface of the passive component has the same height as that of the first semiconductor component. The first dielectric layer is formed on the leadframe and covers the first semiconductor component, the second semiconductor component, and the passive component.Type: GrantFiled: October 16, 2014Date of Patent: November 3, 2015Assignee: DELTA ELECTRONICS, INC.Inventors: Peng Hsin Lee, Hsin Chang Tsai, Chia Yen Lee
-
Publication number: 20150294910Abstract: A method of forming an interconnection structure is disclosed, including providing a substrate having a first side and a second side opposite to the first side, forming a via hole through the substrate, wherein the via hole has a first opening in the first side and a second opening in the second side, forming a first pad covering the first opening, and forming a via structure in the via hole subsequent to forming the first pad, wherein the via structure includes a conductive material and is adjoined to the first pad.Type: ApplicationFiled: June 24, 2015Publication date: October 15, 2015Inventors: Hsin-Chang TSAI, Peng-Hsin LEE
-
Publication number: 20150125995Abstract: A package structure including: a first semiconductor device including a first semiconductor substrate and a first electronic device, the first semiconductor device having a first side and a second side, wherein at least part of the first electronic device being adjacent to the first side, and the first semiconductor device has a via-hole formed through the first semiconductor device, wherein the via-hole has a first opening adjacent to the first side; an interconnection structure disposed in the first semiconductor device, wherein the interconnection structure includes: a via structure disposed in the via-hole without exceeding the first opening; a first pad disposed on the first side of the first semiconductor device and covering the via-hole; and a second semiconductor device vertically integrated with the first semiconductor device.Type: ApplicationFiled: January 7, 2015Publication date: May 7, 2015Inventors: Chia-Yen LEE, Hsin-Chang TSAI, Peng-Hsin LEE
-
Publication number: 20150001692Abstract: A semiconductor component comprising a lateral semiconductor device, a vertical semiconductor device, and a leadframe is provided. The lateral semiconductor device has a first side and a second side, and a first electrode, a second electrode, and a control electrode positioned on the first side. The vertical semiconductor device has a first side and a second side, a second electrode and a control electrode of it positioned on the second side and a first electrode of it positioned on the first side. The leadframe electrically and respectively connected to each of the first electrode of the lateral semiconductor device, the second electrode of the lateral semiconductor device, the second electrode of the vertical semiconductor device, and the control electrodes, wherein the first side of the vertical semiconductor device is mounted on the second side of the lateral semiconductor device, and the first electrodes of both devices are electrically connected.Type: ApplicationFiled: June 28, 2013Publication date: January 1, 2015Inventors: Hsin-Chang TSAI, Chia-Yen LEE, Peng-Hsin LEE
-
Publication number: 20150001727Abstract: The disclosure provides an embedded package structure comprising a metal substrate, a chip module, an insulation material layer, and at least one patterned metal layer. The metal substrate has a first surface and a second surface. The chip module is disposed on the first surface of the metal substrate, and comprises at least two stacked chips being electrically connected to each. The insulation material layer covers the first surface of the metal substrate and the stacked chips and has an electrical interconnection formed therein. The patterned metal layer is positioned on the insulation material layer, and is electrically connected the chip module through the electrical interconnection. The method for manufacturing the embedded package structure also provides.Type: ApplicationFiled: June 28, 2013Publication date: January 1, 2015Inventors: Chia-Yen LEE, Hsin-Chang TSAI, Peng-Hsin LEE
-
Patent number: 8912663Abstract: The disclosure provides an embedded package structure comprising a metal substrate, a chip module, an insulation material layer, and at least one patterned metal layer. The metal substrate has a first surface and a second surface. The chip module is disposed on the first surface of the metal substrate, and comprises at least two stacked chips being electrically connected to each. The insulation material layer covers the first surface of the metal substrate and the stacked chips and has an electrical interconnection formed therein. The patterned metal layer is positioned on the insulation material layer, and is electrically connected the chip module through the electrical interconnection. The method for manufacturing the embedded package structure also provides.Type: GrantFiled: June 28, 2013Date of Patent: December 16, 2014Assignee: Delta Electronics, Inc.Inventors: Chia-Yen Lee, Hsin-Chang Tsai, Peng-Hsin Lee
-
Publication number: 20140131887Abstract: A package structure including: a first semiconductor device including a first semiconductor substrate and a first electronic device, the first semiconductor device having a first side and a second side, wherein at least part of the first electronic device being adjacent to the first side, and the first semiconductor device has a via-hole formed through the first semiconductor device, wherein the via-hole has a first opening adjacent to the first side; an interconnection structure disposed in the first semiconductor device, wherein the interconnection structure includes: a via structure disposed in the via-hole without exceeding the first opening; a first pad disposed on the first side of the first semiconductor device and covering the via-hole; and a second semiconductor device vertically integrated with the first semiconductor device.Type: ApplicationFiled: September 6, 2013Publication date: May 15, 2014Applicant: DELTA ELECTRONICS, INC.Inventors: Chia-Yen LEE, Hsin-Chang TSAI, Peng-Hsin LEE