Patents by Inventor Peter H. Voss
Peter H. Voss has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7487369Abstract: The invention provides a cache architecture that selectively powered-up a portion of data array in a pipelined cache architecture. A tag array is first powered-up, but the data array is not powered-up during this time, to determine whether there is a tag hit from the decoded index address comparing to the tag compare data. If there is a tag hit, during a later time, a data array is then powered-up at that time to enable a cache line which corresponds with the tag hit for placing onto a data bus. The power consumed by the tag represents a fraction of the power consumed by the data array. A significant power is conserved during the time in which the tag array is assessing whether a tag hit occurs while the data array is not powered-on at this point.Type: GrantFiled: May 1, 2000Date of Patent: February 3, 2009Assignee: RMI CorporationInventors: Mayank Gupta, Edward T. Pak, Javier Villagomez, Peter H. Voss
-
Patent number: 6400599Abstract: A memory device including a first set of memory cells, a second set of memory cells having preprogrammed states, and a circuit configured to access data included in a first segment of memory cells. When data is read from the second set of memory cells the circuit includes an enable signal to determine whether the data outputted by the second set of memory cells is preprogrammed data or data stored during normal operation. For one embodiment, data read into or retrieved from the memory cells is performed in a consistent fashion between the first set of memory cells and the second set of memory cells.Type: GrantFiled: May 12, 2000Date of Patent: June 4, 2002Assignee: SandCraft, Inc.Inventor: Peter H. Voss
-
Patent number: 6359316Abstract: A semiconductor (preferably a CMOS) device having one or more latch-up inhibitor diffusion regions. The latch-up inhibitor regions are adjacent to complementary P-channel and N-channel transistors, and typically function to inhibit or prevent latch-up, without increasing the die size of the device.Type: GrantFiled: September 19, 1997Date of Patent: March 19, 2002Assignee: Cypress Semiconductor Corp.Inventors: Peter H. Voss, Andrew Walker, Jeff Watt, Ashish Pancholy, Cathal G. Phelan, Patrick Zicolello, Christopher J. Petti
-
Patent number: 6255879Abstract: The invention is to provide a programmable delay element that can produce a variable delay with many different delay combinations. The invention creates a variable delay through logic gates. A plurality of transmission gates are used to transfer a signal through a plurality of fixed delay lines. Four parallel coupled signal paths, each path having a fixed delay, form the basis of the invention. By selecting a path or by serially adding successive paths, the desired delay of the signal present on the delay line can be achieved.Type: GrantFiled: May 1, 2000Date of Patent: July 3, 2001Assignee: Sand Craft, Inc.Inventor: Peter H. Voss
-
Patent number: 6252819Abstract: A reduced line select decoder for a memory array provided comprising a plurality of memory cells arranged at least in one column, a bit line pair connected to the memory cells arranged in one column, a sense amplifier coupled to a bit line pair for differentially amplifying the voltages on the bit line pair in accordance with the voltage on the sense drive line, and a sense amplifier control input responsive to activation of a sense instructing signal to latch data into the sense amplifier and a pair of read/write control signals to select and provide a read/write operation to a selected bit line and connecting to write buffer.Type: GrantFiled: May 1, 2000Date of Patent: June 26, 2001Assignee: SandCraft, Inc.Inventor: Peter H. Voss
-
Patent number: 6070229Abstract: A memory device including a first set of memory cells, a second set of memory cells having preprogrammed states, and a circuit configured to access data included in a first segment of memory cells. When data is read from the second set of memory cells the circuit includes an enable signal to determine whether the data outputted by the second set of memory cells is preprogrammed data or data stored during normal operation. For one embodiment, data written into or retrieved from the memory cells is performed in a consistent fashion between the first set of memory cells and the second set of memory cells.Type: GrantFiled: December 2, 1997Date of Patent: May 30, 2000Assignee: SandCraft, Inc.Inventor: Peter H. Voss
-
Patent number: 5923582Abstract: A memory device including a first block of random access memory (RAM) cells having preprogrammed states, a second block of random access memory cells, and a select circuit configured to reset the first block of RAM cells to their preprogrammed states. When the first block of memory cells are reset to their preprogrammed states, the first block of memory cells may function as ROM memory cells that may be accessed at RAM speeds. The first block of RAM cells may not require additional nonvolatile circuitry in order to perform the ROM function; rather, the first block of RAM cells may each be configured to operate as both a volatile and nonvolatile memory cell using the same cell structure. For one embodiment, the select circuit alters the power applied to the first block of RAM cells to cause these RAM cells to perform a ROM function.Type: GrantFiled: June 3, 1997Date of Patent: July 13, 1999Assignee: Cypress Semiconductor Corp.Inventor: Peter H. Voss
-
Patent number: 5689471Abstract: A dummy cell in a memory array. The memory array includes a storage element for storing one of a first and a second state. The storage element is coupled to circuitry for reading the first or second state from the storage element. The storage element draws a first current when the first state is read by the circuitry. The storage element and circuitry are further coupled to the dummy cell which provides a reference voltage when the circuitry reads the first or second state from the storage element. The dummy cell draws a second current when the circuitry reads the first or second state from the storage element. The second current is not equivalent to the first the first current. In one embodiment, the dummy cell draws approximately half the current that the storage element draws when the circuitry reads the first state from the storage element.Type: GrantFiled: December 22, 1995Date of Patent: November 18, 1997Assignee: Cypress Semiconductor Corp.Inventors: Peter H. Voss, Jeffrey L. Linden
-
Patent number: 5453950Abstract: Static random access memory cells (SRAMS) containing five MOS transistors are configured in a memory array such that only three bitlines are required for two cells. A first bitline is coupled to a first side of a first memory cell, and a second bitline is coupled to a first side of the second memory cell. The first and second memory cells share either a common power bitline or a common ground bitline. A control circuit executes a special write operation to write a low logic level on the second side of the memory cells. The control circuit is coupled to the first, second, and third bitlines to generate a first differential voltage across the memory cells that is lower than the operating voltage on the third bitline and to generate a second voltage lower than the operating voltage on the second bitline when storing a low logic level on the second side of the first storage cell.Type: GrantFiled: January 24, 1995Date of Patent: September 26, 1995Assignee: Cypress Semiconductor Corp.Inventors: Peter H. Voss, Jeffrey L. Linden
-
Patent number: 5386153Abstract: A buffer utilizing the pseudo-ground hysteresis of the present invention contains first and second stage switching elements and a resistive element. The pseudo-ground hysteresis is implemented via a ground path from the switching elements. The first stage switching element is configured to have a first DC voltage trip point, and the second stage switching element is configured to have a second DC voltage trip point. As an input voltage, transitioning from a first state to a second state, is applied to the first stage switching element, a first current (I.sub.1), from the first stage switching element, and a second current (I.sub.2), from the second stage switching element, is generated. When the input voltage equals the first stage DC voltage trip point, the first and second stage switching elements transition. During the transition of the input voltage from the second state to the first state, the total current flowing through resistive element is reduced, and the voltage at the resistive element decreases.Type: GrantFiled: September 23, 1993Date of Patent: January 31, 1995Assignee: Cypress Semiconductor CorporationInventors: Peter H. Voss, Shahryar Aryani
-
Patent number: 5265064Abstract: A circuit which responds to the application of a pulse to its input (6) by generating a pulse at its output (3), the output pulse having a minimum duration T and being extended by the remaining length of the input pulse should the input pulse be still present at the end of the time T, comprises a pair of semiconductor switches (1,2) connecting the output (3) to points (5,4) carrying respective logic levels. The input pulse closes the first switch (1) and also inhibits a gate circuit (9). The resulting logic level on the output (3) closes the second switch (2) after delay by T in a delay circuit (13) and transmission through the gate circuit (9), thereby restoring the original logic level. The instant when this occurs coincides with the presence of the delayed output pulse at the output (14) of the delay circuit and the absence of the pulse at the arrangement input (6). A hold circuit circuit (15) may be provided for holding the logic level currently present at the output (3).Type: GrantFiled: December 12, 1989Date of Patent: November 23, 1993Assignee: U.S. Philips Corp.Inventors: Thomas J. Davies, Leonardus C. M. G. Pfennings, deceased, Henricus J. Kunnen, legal representative, Peter H. Voss, Cormac O'Connell, Cathal G. Phelan, Hans Ontrop
-
Patent number: 5245585Abstract: In an integrated circuit random access memory internally a xn (n>1) organization is realized, that externally translates to a x1 organization. The n data bits read in parallel are successively and selectively activated and after multiplexing buffered in sequence. Upon buffering but not yet outputting the last data bit of a read address, the next read address may be applied. In this way a multi-address page mode or cross address nibble mode is realized. For writing, a resettable data input delay buffer maintains sufficient margin for both Tdh and Tdv in that any old data is deactivated before new data appears. In this way an equalization pulse no longer is required.Type: GrantFiled: October 22, 1990Date of Patent: September 14, 1993Inventors: Peter H. Voss, Cormac M. O'Connell
-
Patent number: 5227998Abstract: A static RAM has for each row of cells a bit line and an inverted bit line. For allowing the current data being driven to each cell to be instantaneously stopped and for allowing the (inverted) bit line to go back to a safe non-writing condition two resettable delay chains are provided between a buffering element that has mutually logically inverse data outputs. Each chain has a first sequence of alternating inverter gate series feeding a second sequence of one or more inverters. At the end of a write cycle the gates are reset in parallel, thus shortening the delay to about that of the second sequence only. In this way operating margins are retained.Type: GrantFiled: October 22, 1990Date of Patent: July 13, 1993Assignee: U.S. Philips Corp.Inventor: Peter H. Voss
-
Patent number: 5224071Abstract: An addressable memory unit has address input buffer circuits which output a pair of output connections on which, in read or write mode, two signals which are complementary to one another are present but which may also adopt equal values in such a manner as to cause a predecoder and line selector to select all or none of the selection lines controlling the cells of the memory accessed.Type: GrantFiled: August 7, 1989Date of Patent: June 29, 1993Assignee: U.S. Philips Corp.Inventors: Cormac O'Connell, Leonardus C. M. G. Pfennings, deceased, Peter H. Voss, Thomas J. Davies, Hans Ontrop, Cathal G. Phelan
-
Patent number: 5212413Abstract: When using a laser programmable fuse, a circuit should be 100% stable both before and after the fuse is blown. So far no CMOS circuit can be 100% stable without drawing a constant current. With the "Master fuse Enable" scheme one fuse circuit (master fuse) draws current while disabling all other fuse circuits on-chip. Thus giving 100% stability and reducing power consumption on a chip where no fusing has been done. If, however, one wished to use the rest of the fuses, then the master fuse is blown and all fuse circuits now become active and draw current.Type: GrantFiled: July 8, 1991Date of Patent: May 18, 1993Assignee: U.S. Philips Corp.Inventors: Cathal G. Phelan, Peter H. Voss, Thomas J. Davies, Cormac M. O'Connell, Leonardus C. M. G. Pfennings, deceased, Henricus J. Kunnen, legal representative, Hans Ontrop
-
Patent number: 5157284Abstract: Using a NAND and a NOR gate as input gates provides a simple and efficient input buffer. In the input buffer circuit, a chip select signal is applied in inverted form to the NOR gate and in non-invented form to the NAND gate. The resulting input buffer is both simpler and faster than earlier circuits.Type: GrantFiled: July 1, 1991Date of Patent: October 20, 1992Assignee: U.S. Philips Corp.Inventors: Cormac M. O'Connell, Peter H. Voss
-
Patent number: 5087840Abstract: An integrated circuit having logic circuits and a logic output buffer, which circuit includes the following sub-circuits: a memory circuit and a logic output circuit, in which no tri-state occurs at the output during a sequence of data signals at the input, wherein the drive of the circuit by means of control signals is not critical over time because the first data signal from the sequence switches off the tri-state mode, the tri-state mode again being introduced if a control signal is furnished, and in the absence of this control signal, the last data signal is retained.Type: GrantFiled: February 13, 1991Date of Patent: February 11, 1992Assignee: U.S. Philips Corp.Inventors: Thomas J. Davies, Leonardus C. M. G. Pfennings, decease, by Henricus J. Kunnen, legal representative, Peter H. Voss, Cormac M. O'Connell, Cathal G. Phelan, Hans Ontrop
-
Patent number: 5040152Abstract: A static RAM memory is optimized for speed. The memory is divided into major memory matrices and each major memory matrix is divided into memory blocks. The memory blocks are divided in groups that per group have address bits in common, which however are per group coupled to separate pads or sets of pads. These pads are interconnected on the package to common package pins.Type: GrantFiled: November 1, 1988Date of Patent: August 13, 1991Assignee: U.S. Philips Corp.Inventors: Peter H. Voss, Leonardus C. M. G. Pfennings, Cormac M. O'Connell, Thomas J. Davies, Hans Ontrop, Cathal G. Phelan
-
Patent number: 5033024Abstract: An integrated matrix memory includes standard sub-blocks and a redundant block. Each of the standard sub-blocks has a fixed number of standard sub-blocks, and the redundant block has one or more redundant sub-blocks. For addressing there is provided a detector for the address of a faulty standard sub-block. In that case a redundant sub-block is selected. Selection is realized by way of a sub-bus which forms part of the data path. Thus, a redundant system is achieved in which delay is minimized.Type: GrantFiled: December 20, 1989Date of Patent: July 16, 1991Assignee: U.S. Philips Corp.Inventors: Cormac M. O'Connell, Leonardus Pfennings, deceased, by Henricus J. Kunnen, executor, Peter H. Voss, Thomas J. Davies, Hans Ontrop, Cathal G. Phelan
-
Patent number: 4951254Abstract: Random access memory unit having a plurality of test modes, which is constructed as an integrated circuit and which does not include specific input/output pins to define and to command the passage to test mode. This unit is equipped with means (1) for detecting whether a predefined sequence of logic signals, which is not contained, within a set of sequences which are normally used, but the voltages of which are nevertheless included within the range of voltages which are specified for such signals, is supplied to certain inputs (CE, WE, AO), and for placing the unit in-test mode when such a sequence has been detected. In order to define the nature of the test to be performed, address input terminals, (A1-A8) of the unit are connected to a test mode decoding circuit (2), in which the data applied to the said input terminals are used as data defining the nature of the test to be performed.Type: GrantFiled: November 16, 1988Date of Patent: August 21, 1990Assignee: U.S. Philips CorporationInventors: Hans Ontrop, Roelof Salters, Betty Prince, Thomas J. Davies, Cathal G. Phelan, Cormac O'Connell, Peter H. Voss, Leonardus C. M. G. Pfennings, deceased, Henricus J. by Kunnen, legal representative