Patents by Inventor Peter R. Harper
Peter R. Harper has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8598048Abstract: An integrated circuit package including a semiconductor die and a flexible circuit (flex circuit), and a method for forming the integrated circuit package. The flex circuit can include a direct connect pad which is not electrically coupled to an active trace, a blind via electrically coupled to the direct connect pad, and a semiconductor die having a bond pad which is electrically coupled to the direct connect pad using a conductor. The bond pad, the conductor, the direct connect pad, and the blind via can all be vertically aligned, each with the other.Type: GrantFiled: July 27, 2011Date of Patent: December 3, 2013Assignee: Texas Instruments IncorporatedInventors: Kenneth Robert Rhyner, Peter R. Harper
-
Publication number: 20130295722Abstract: A method for forming an integrated circuit package is disclosed. A flex circuit is form by forming a direct connect pad on a first side of a dielectric layer. After forming the direct connect pad, an opening from a second side of the dielectric layer is formed to expose the direct connect pad. A blind via is formed within the opening in the dielectric layer. A first conductor is formed within the opening. A bond pad of a semiconductor die is electrically coupled with the direct connect pad using a second conductor, wherein the bond pad and the second conductor directly overlie the direct connect pad.Type: ApplicationFiled: July 11, 2013Publication date: November 7, 2013Inventors: Kenneth Robert Rhyner, Peter R. Harper
-
Patent number: 8377746Abstract: A package-on-package (POP) package precursor and packaged devices and systems therefrom includes an electronic substrate including electrically conductive layers and a top surface. A first portion of the top surface has an IC die attached thereon. A second portion of the top surface has a plurality of first attach pads on opposing sides of the IC die for electrically coupling to a first electronic device on top of the IC die. At least a third portion of the top surface is positioned laterally with respect to the first and second portion. The third portion includes a plurality of second attach pads for electrically coupling to at least a second electronic device. At least one of the electrically conductive layers includes a coupling trace that couples at least one of the plurality of second attach pads to the IC die and/or one or more of the plurality of first attach pads.Type: GrantFiled: September 24, 2011Date of Patent: February 19, 2013Assignee: Texas Instruments IncorporatedInventors: Peter R. Harper, Kenneth Maggio
-
Publication number: 20130026642Abstract: An integrated circuit package including a semiconductor die and a flexible circuit (flex circuit), and a method for forming the integrated circuit package. The flex circuit can include a direct connect pad which is not electrically coupled to an active trace, a blind via electrically coupled to the direct connect pad, and a semiconductor die having a bond pad which is electrically coupled to the direct connect pad using a conductor. The bond pad, the conductor, the direct connect pad, and the blind via can all be vertically aligned, each with the other.Type: ApplicationFiled: July 27, 2011Publication date: January 31, 2013Inventors: Kenneth Robert Rhyner, Peter R. Harper
-
Publication number: 20120013003Abstract: A semiconductor flip-chip ball grid array package with one-metal-layered substrate. The sites of a two-dimensional array become usable for attaching solder balls of the signal (non-common net assignment) I/O type to the substrate under the chip area, when the sites can be routed for metal plating. The space to place a maximum number of signal routing traces is opened up by interrupting the periodicity of the site array from the edge of the substrate towards the center under the chip. The periodicity is preferably interrupted by depopulating entire aligned lines and rows of the two-dimensional array.Type: ApplicationFiled: September 24, 2011Publication date: January 19, 2012Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: KENNETH R. RHYNER, KEVIN LYNE, DAVID G. WONTOR, PETER R. HARPER
-
Publication number: 20120015478Abstract: A package-on-package (POP) package precursor and packaged devices and systems therefrom includes an electronic substrate including electrically conductive layers and a top surface. A first portion of the top surface has an IC die attached thereon. A second portion of the top surface has a plurality of first attach pads on opposing sides of the IC die for electrically coupling to a first electronic device on top of the IC die. At least a third portion of the top surface is positioned laterally with respect to the first and second portion. The third portion includes a plurality of second attach pads for electrically coupling to at least a second electronic device. At least one of the electrically conductive layers includes a coupling trace that couples at least one of the plurality of second attach pads to the IC die and/or one or more of the plurality of first attach pads.Type: ApplicationFiled: September 24, 2011Publication date: January 19, 2012Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Peter R. Harper, Kenneth Maggio
-
Patent number: 8053349Abstract: A semiconductor flip-chip ball grid array package (600) with one-metal-layered substrate. The sites (611) of a two-dimensional array become usable for attaching solder balls of the signal (non-common net assignment) I/O type to the substrate under the chip area (601), when the sites can be routed for metal plating (620). The space to place a maximum number (614) of signal routing traces is opened up by interrupting the periodicity of the site array from the edge (602) of the substrate towards the center under the chip. The periodicity is preferably interrupted by depopulating entire aligned lines and rows of the two-dimensional array.Type: GrantFiled: May 21, 2008Date of Patent: November 8, 2011Assignee: Texas Instruments IncorporatedInventors: Kenneth R. Rhyner, Kevin Lyne, David G. Wontor, Peter R. Harper
-
Patent number: 8049320Abstract: A package-on-package (POP) package precursor and packaged devices and systems therefrom includes an electronic substrate including electrically conductive layers and a top surface. A first portion of the top surface has an IC die attached thereon. A second portion of the top surface has a plurality of first attach pads on opposing sides of the IC die for electrically coupling to a first electronic device on top of the IC die. At least a third portion of the top surface is positioned laterally with respect to the first and second portion. The third portion includes a plurality of second attach pads for electrically coupling to at least a second electronic device. At least one of the electrically conductive layers includes a coupling trace that couples at least one of the plurality of second attach pads to the IC die and/or one or more of the plurality of first attach pads.Type: GrantFiled: February 19, 2009Date of Patent: November 1, 2011Assignee: Texas Instruments IncorporatedInventors: Peter R. Harper, Kenneth Maggio
-
Patent number: 7919860Abstract: One aspect of the invention provides a semiconductor device that includes a microchip having an outermost surface. First and second bond pads are located on the microchip and near the outermost surface. A first UBM contact is located on the outermost surface and between the first and second bond pads. The first UBM contact is offset from the first bond pad. A second UBM contact is located on the outermost surface and between the first and second bond pads. The second UBM contact is offset from the second bond pad, and a capacitor supported by the microchip is located between the first and second UBM contacts.Type: GrantFiled: March 14, 2008Date of Patent: April 5, 2011Assignee: Texas Instruments IncorporatedInventors: Rajen M. Murugan, Robert F. McCarthy, Baher S. Haroun, Peter R. Harper
-
Publication number: 20100006987Abstract: An integrated circuit (IC) device (200) includes an electronic substrate (201) having a plurality of layers (120) including at least one first electrically conductive layer and a lower surface dielectric layer. The IC device also includes an electrically conductive surface layer (126) disposed on the dielectric layer and coupled to a ground terminal (210) for the electronic substrate (201) for blocking electromagnetic interference (EMI). In the IC device, the conductive surface layer (126) includes an EMI shield region (204) over at least a portion of the dielectric layer. The EMI shield region (204) includes at least one solid area (206) and one or more adhesion areas (207) having a plurality of openings (208) arranged aperiodically in the adhesion areas (207).Type: ApplicationFiled: July 9, 2008Publication date: January 14, 2010Inventors: Rajen Murugan, Kenneth R. Rhyner, Peter R. Harper, Souvik Mukherjee
-
Publication number: 20090315156Abstract: Example packaged integrated circuit (IC) chips having conformal electromagnetic shields and methods to form the same are disclosed. A disclosed packaged IC chip comprises an IC attached to a first surface of a substrate, the substrate having a conductive pad on the first surface, a first conductive element electrically coupled to the conductive pad on the first surface of the substrate, a molding compound to encapsulate the IC and the first conductive element, the molding compound exposing a surface of the first conductive element, a conformal electromagnetic shield on the molding compound in electrical contact with the exposed surface of the first conductive element, and an externally exposed second conductive element attached to a second surface of the substrate, the second conductive element in electrical contact with the first conductive element.Type: ApplicationFiled: June 20, 2008Publication date: December 24, 2009Inventor: Peter R. Harper
-
Publication number: 20090289362Abstract: A high-frequency BGA device (500) with the chip (501) assembled by metal bumps (503) on an insulating substrate (502) with conductive vias (505) and metal traces (504). Chip bumps which serve the high frequency signal terminals are attached directly to the lands (510) on the vias in order to minimize parasitic electrical parameters such as inductance, resistance, and IR drops, thus achieving the required 0.1 nH inductance for each chip terminal. Chip bumps which serve the remaining chip terminals are attached to pads on certain substrate traces. In both cases, the bumps can be attached reliably because the lands on the vias and the pads on the traces are plated with additional metal layers (511, 512), which provide extra thickness as well as a metallurgically suitable surface.Type: ApplicationFiled: May 21, 2008Publication date: November 26, 2009Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Kenneth R. Rhyner, Peter R. Harper
-
Publication number: 20090206455Abstract: A package-on-package (POP) package precursor and packaged devices and systems therefrom includes an electronic substrate including electrically conductive layers and a top surface. A first portion of the top surface has an IC die attached thereon. A second portion of the top surface has a plurality of first attach pads on opposing sides of the IC die for electrically coupling to a first electronic device on top of the IC die. At least a third portion of the top surface is positioned laterally with respect to the first and second portion. The third portion includes a plurality of second attach pads for electrically coupling to at least a second electronic device. At least one of the electrically conductive layers includes a coupling trace that couples at least one of the plurality of second attach pads to the IC die and/or one or more of the plurality of first attach pads.Type: ApplicationFiled: February 19, 2009Publication date: August 20, 2009Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: PETER R. HARPER, KENNETH MAGGIO
-
Publication number: 20090166889Abstract: Packaged integrated circuits having surface mount devices and methods to form the same are disclosed. A disclosed method comprises attaching an integrated circuit to a first side of a substrate, forming one or more first conductive elements on the substrate, attaching a surface mount device to a second side of the substrate via the first conductive elements, forming one or more second conductive elements on the second side of the substrate.Type: ApplicationFiled: December 31, 2007Publication date: July 2, 2009Inventors: Rajen Murugan, Peter R. Harper, Mark Gerber
-
Publication number: 20090115072Abstract: A semiconductor flip-chip ball grid array package (600) with one-metal-layered substrate. The sites (611) of a two-dimensional array become usable for attaching solder balls of the signal (non-common net assignment) I/O type to the substrate under the chip area (601), when the sites can be routed for metal plating (620). The space to place a maximum number (614) of signal routing traces is opened up by interrupting the periodicity of the site array from the edge (602) of the substrate towards the center under the chip. The periodicity is preferably interrupted by depopulating entire aligned lines and rows of the two-dimensional array.Type: ApplicationFiled: May 21, 2008Publication date: May 7, 2009Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: KENNETH R. RHYNER, KEVIN LYNE, DAVID G. WONTOR, PETER R. HARPER
-
Publication number: 20090057889Abstract: One aspect of the invention provides a semiconductor device that includes a microchip having an outermost surface. First and second bond pads are located on the microchip and near the outermost surface. A first UBM contact is located on the outermost surface and between the first and second bond pads. The first UBM contact is offset from the first bond pad. A second UBM contact is located on the outermost surface and between the first and second bond pads. The second UBM contact is offset from the second bond pad, and a capacitor supported by the microchip is located between the first and second UBM contacts.Type: ApplicationFiled: March 14, 2008Publication date: March 5, 2009Applicant: Texas Instruments Inc.Inventors: Rajen M. Murugan, Robert F. McCarthy, Baher S. Haroun, Peter R. Harper
-
Publication number: 20090032939Abstract: A method of forming a stud bump over passivation, and related device. At least some of the illustrative embodiments are methods comprising depositing a first passivation layer over a semiconductor die, depositing a capping metal layer over the first passivation layer (the capping metal layer comprises a capping metal pad), and depositing a stud bump onto the capping metal pad.Type: ApplicationFiled: July 31, 2007Publication date: February 5, 2009Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Peter R. HARPER, Thomas E. MARCHAND-GOLDER
-
Publication number: 20080258285Abstract: An insulating sheet-like substrate (601), which has on one surface (601a) a first patterned metal layer (605) with a first (603a) and a second (603b) array of contact pads. The pads of the first array have a first pitch center-to-center, and each pad has a first perimeter. The pads of the second array have a second pitch center-to-center, and each pad has the first perimeter. The substrate has on its other surface (601b) a second patterned metal layer (606) with a third array (607) of contact pads, which has the first pitch center-to-center, and each pad has a third perimeter. Conductive vias (640) between the first and the second metal layers connect contact pads and have a fourth perimeter; the vias are placed in interstitial locations so that the fourth perimeter does not intersect with the first and third perimeters. Vias in interstitial locations can be provided by disposing the first array and the third array so that the first and third perimeters of respective contact pads are concentrically aligned.Type: ApplicationFiled: August 16, 2007Publication date: October 23, 2008Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Peter R. Harper, James L. Turner, Kevin P. Lyne, Kurt Wachtler
-
Patent number: 7271013Abstract: A bond pad (10) has a probe region (14) and a wire bond region (12) that are substantially non-overlapping. In one embodiment, the bond pad (10) is connected to a final metal layer pad (16) and extends over an interconnect region (24). The bond pad (10) is formed from aluminum and the final metal layer pad (16) is formed from copper. Separating the probe region (14) from the wire bond region (12) prevents the final metal layer pad (16) from being damaged by probe testing, allowing for more reliable wire bonds. In another embodiment, the probe region (14) extends over a passivation layer (18). In an application requiring very fine pitch between bond pads, the probe regions (14) and wire bond regions (12) of a plurality of bond pads formed in a line may be staggered to increase the distance between the probe regions (14). In addition, forming the bond pads (10) over the interconnect region (24) reduces the size of the integrated circuit.Type: GrantFiled: December 10, 2004Date of Patent: September 18, 2007Assignee: Freescale Semiconductor, Inc.Inventors: Lois E. Yong, Peter R. Harper, Tu Anh Tran, Jeffrey W. Metz, George R. Leal, Dieu Van Dinh
-
Patent number: 7138328Abstract: A packaged IC including insulated wire for electrically connecting conductive structures of the packaged IC. In some embodiments, the packaged IC includes an IC die attached to a package substrate, where bond pads of the IC die are electrically connected to bond fingers of the substrate with insulated wire. The insulated wire has a conductive core and an insulator coating. In some examples, the insulator coating includes an inorganic covalently-bonded substance that is not an oxide of the electrically conductive core such as, e.g., silicon nitride or silicon oxide. In one example, the insulator coating is applied to a conductive core by a chemical vapor deposition (CVD) process such as a plasma enhanced chemical vapor deposition (PECVD).Type: GrantFiled: May 18, 2004Date of Patent: November 21, 2006Assignee: Freescale Semiconductor, Inc.Inventors: Susan H. Downey, Peter R. Harper