Patents by Inventor Peter R. Munguia
Peter R. Munguia has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9542114Abstract: A disclosed example involves managing power states, signing a suspend-to-RAM (STR) data structure by: generating a header key, a scatter/gather table key and a dynamic random access memory (DRAM) key using a root key generated by the secure processor. Generating a header signature using the header key, the header signature based on a table header and a random or pseudo-random value. Generating a scatter/gather table signature using the scatter/gather table key, the scatter/gather table signature based on a scatter/gather table header and a random or pseudo-random value. Generating a DRAM signature using the DRAM key and a value from a region of DRAM. Storing the header signature, the scatter/gather table signature and the DRAM signature in the STR data structure. Resume the processor system from the low-power mode when the data structure is valid based on a comparison of a first signature and a second signature.Type: GrantFiled: June 20, 2016Date of Patent: January 10, 2017Assignee: Intel CorporationInventors: Adrian R. Pearson, Christopher Andrew Thornburg, Steven J. Brown, Peter R. Munguia
-
Patent number: 9472302Abstract: In accordance with some embodiments, fuse information may be written into a fuse array in a way that provides sufficient redundancy, making it harder for malicious parties to attack the fuse array.Type: GrantFiled: March 7, 2013Date of Patent: October 18, 2016Assignee: Intel CorporationInventors: Jason G. Sandri, Steve J. Brown, Peter R. Munguia, Monib Ahmed, Adrian R. Pearson
-
Publication number: 20160299721Abstract: A disclosed example involves managing power states, signing a suspend-to-RAM (STR) data structure by: generating a header key, a scatter/gather table key and a dynamic random access memory (DRAM) key using a root key generated by the secure processor. Generating a header signature using the header key, the header signature based on a table header and a random or pseudo-random value. Generating a scatter/gather table signature using the scatter/gather table key, the scatter/gather table signature based on a scatter/gather table header and a random or pseudo-random value. Generating a DRAM signature using the DRAM key and a value from a region of DRAM. Storing the header signature, the scatter/gather table signature and the DRAM signature in the STR data structure. Resume the processor system from the low-power mode when the data structure is valid based on a comparison of a first signature and a second signature.Type: ApplicationFiled: June 20, 2016Publication date: October 13, 2016Inventors: Adrian R. Pearson, Christopher Andrew Thornburg, Steven J. Brown, Peter R. Munguia
-
Patent number: 9372993Abstract: A disclosed example method involves configuring a processor to, when transitioning the processor system to a low-power mode, use a key and a random or pseudo-random value to generate a first signature based on a sample of memory regions to be protected during the low-power mode, the memory regions based on a manufacturer required regions table and a third-party required regions table. The disclosed example method also involves configuring a processor to, during a resume process of the processor system from the low-power mode, generate a second signature based on the sample of the memory regions protected during the low-power mode. The disclosed example method also involves configuring a processor to, when the first signature matches the second signature, cause the processor system to resume from the low-power mode, and when the first signature does not match the second signature, generate an error.Type: GrantFiled: March 5, 2015Date of Patent: June 21, 2016Assignee: Intel CorporationInventors: Adrian R. Pearson, Christopher Andrew Thornburg, Steven J. Brown, Peter R. Munguia
-
Publication number: 20150178500Abstract: A disclosed example method involves configuring a processor to, when transitioning the processor system to a low-power mode, use a key and a random or pseudo-random value to generate a first signature based on a sample of memory regions to be protected during the low-power mode, the memory regions based on a manufacturer required regions table and a third-party required regions table. The disclosed example method also involves configuring a processor to, during a resume process of the processor system from the low-power mode, generate a second signature based on the sample of the memory regions protected during the low-power mode. The disclosed example method also involves configuring a processor to, when the first signature matches the second signature, cause the processor system to resume from the low-power mode, and when the first signature does not match the second signature, generate an error.Type: ApplicationFiled: March 5, 2015Publication date: June 25, 2015Inventors: Adrian R. Pearson, Christopher Andrew Thornburg, Steven J. Brown, Peter R. Munguia
-
Patent number: 8978135Abstract: A disclosed example method involves when transitioning a processor system to a low-power mode, generating at least a first signature based on a data structure storing memory addresses of memory regions to be protected during the low-power mode. During a resume process of the processor system from the low-power mode, at least a second signature is generated based on the data structure storing the memory addresses of the memory regions to be protected during the low-power mode. When the first signature matches the second signature, the processor system resumes from the low-power mode. When the first signature does not match the second signature, an error is generated.Type: GrantFiled: September 14, 2012Date of Patent: March 10, 2015Assignee: Intel CorporationInventors: Adrian R. Pearson, Christopher Andrew Thornburg, Steven J. Brown, Peter R. Munguia
-
Publication number: 20140254233Abstract: In accordance with some embodiments, fuse information may be written into a fuse array in a way that provides sufficient redundancy, making it harder for malicious parties to attack the fuse array.Type: ApplicationFiled: March 7, 2013Publication date: September 11, 2014Inventors: Jason G. Sandri, Steve J. Brown, Peter R. Munguia, Monib Ahmed, Adrian R. Pearson
-
Publication number: 20140082724Abstract: A disclosed example method involves when transitioning a processor system to a low-power mode, generating at least a first signature based on a data structure storing memory addresses of memory regions to be protected during the low-power mode. During a resume process of the processor system from the low-power mode, at least a second signature is generated based on the data structure storing the memory addresses of the memory regions to be protected during the low-power mode. When the first signature matches the second signature, the processor system resumes from the low-power mode. When the first signature does not match the second signature, an error is generated.Type: ApplicationFiled: September 14, 2012Publication date: March 20, 2014Inventors: Adrian R. Pearson, Christopher Andrew Thornburg, Steven J. Brown, Peter R. Munguia
-
Patent number: 8645677Abstract: An embodiment uses hardware secrets secured within a security engine to provide a secure solution for field key provisioning. An embodiment is operating system independent due to the out-of-band communications with the security engine. Secrets need not be provisioned during manufacturing time. An embodiment may ensure only security engine specific provisioned secrets are used at runtime. Other embodiments are addressed herein.Type: GrantFiled: September 28, 2011Date of Patent: February 4, 2014Assignee: Intel CorporationInventors: Hormuzd M. Khosravi, Peter R. Munguia, Adrian R. Pearson, Steve J. Brown, David A. Schollmeyer
-
Publication number: 20130080764Abstract: An embodiment uses hardware secrets secured within a security engine to provide a secure solution for field key provisioning. An embodiment is operating system independent due to the out-of-band communications with the security engine. Secrets need not be provisioned during manufacturing time. An embodiment may ensure only security engine specific provisioned secrets are used at runtime. Other embodiments are addressed herein.Type: ApplicationFiled: September 28, 2011Publication date: March 28, 2013Inventors: Hormuzd M. Khosravi, Peter R. Munguia, Adrian R. Pearson, Steve J. Brown, David A. Schollmeyer
-
Publication number: 20090323971Abstract: Apparatus, systems and methods for protection of independent vendor encryption keys with a common primary encryption key are disclosed including an apparatus including memory to store a plurality of encrypted vendor keys, memory to store a primary key; and cipher logic to use the primary key to decrypt an encrypted vendor key of the plurality of encrypted vendor keys to provide an effective key. Other implementations are disclosed.Type: ApplicationFiled: December 28, 2006Publication date: December 31, 2009Inventors: Peter R. Munguia, Steve J. Brown, Dhiraj U. Bhatt, Dmitrii Loukianov
-
Patent number: 7609723Abstract: A method and device for combining packets is disclosed. In various embodiments, a plurality of packets that are compliant with a particular protocol are combined into a single packet of the same protocol. The single packet also preserves identification information for each of the combined packets within the single packet. The identification information can be used to partition and/or route the combined packets to their respective destinations.Type: GrantFiled: May 23, 2003Date of Patent: October 27, 2009Assignee: Intel CorporationInventor: Peter R. Munguia
-
Patent number: 7606960Abstract: An embodiment involves throttling a bus frequency based upon incoming arbitration requests from units or devices coupled to a bus. Arbitration circuitry monitors request rates from each requestor and increases or decreases the bus frequency in order to meet the bandwidth levels requested. When the bandwidth requirements increase, the bus frequency increases. When the bandwidth requirements are reduced, the bus frequency is reduced to reduce power consumption. No software intervention is required to adjust the bus bandwidth.Type: GrantFiled: March 26, 2004Date of Patent: October 20, 2009Assignee: Intel CorporationInventor: Peter R. Munguia
-
Patent number: 7584328Abstract: A discussion of a local memory with at least a command block section and a cache section that facilitates an efficient interrupt processing. The command-block section is allocated on a per interrupt basis and contains pointers to cache-lines. When an interrupt is recognized an interrupt, the proposal uses the pointers in the command-block to prefetch the corresponding cache-lines from the cache section of the local memory, which it loads into its local cache buffer. Thus, when the CPU recognizes an interrupt, the information for the context-switch is already available in cache.Type: GrantFiled: November 14, 2005Date of Patent: September 1, 2009Assignee: Intel CorporationInventors: Peter C. Brink, Shrikant M. Shah, Peter R. Munguia
-
Patent number: 7346725Abstract: A system to monitor performance of a computing device includes a first bridge to interface with a first set of devices, and a second bridge to interface with a second set of devices. Configuration registers store configuration data associated with the second set of devices, and are accessible through the second bridge. A hub interface allows data to transfer downstream from the first bridge to the second bridge, and allows data to transfer upstream from the second bridge to the first bridge. A controller, external to the first and second bridges, accesses the configuration registers via the second bridge. A logic device allows the second bridge to send data to, and receive data from, the controller.Type: GrantFiled: August 3, 2006Date of Patent: March 18, 2008Assignee: Intel CorporationInventors: Jennifer C. Wang, Aniruddha P. Joshi, Peter R. Munguia
-
Publication number: 20080049716Abstract: A method, circuit, and system are disclosed. In one embodiment, the method comprises dynamically adjusting the output voltage of the output drivers of one side of a bi-directional serial link down to the lowest voltage level that is able to maintain compliance with the error rate allowance threshold of the serial link, and operating the one side of the serial link at that voltage level.Type: ApplicationFiled: June 30, 2006Publication date: February 28, 2008Inventors: Peter R. Munguia, Gabriel R. Munguia
-
Patent number: 7281148Abstract: A variable speed bus has its frequency adjusted based upon bandwidth requirements of active units coupled to a variable speed bus. As units coupled to the bus are stopped, bandwidth requirements are lowered and the bus frequency is reduced in response to the lowered bandwidth requirements. An arbiter selects an appropriate arbitration configuration based on which units are active and which are stopped. The arbitration configuration is adjusted to ensure that the bandwidth requirements of the active units are sustained despite the reduced clock frequency.Type: GrantFiled: March 26, 2004Date of Patent: October 9, 2007Assignee: Intel CorporationInventor: Peter R. Munguia
-
Patent number: 7243178Abstract: Machine-readable media, methods, and apparatus are described for performing direct memory access (DMA) transfers. In some embodiments, a device may generate an interrupt to request a DMA transfer. A DMA controller may claim the interrupt and may prevent a processor from receiving and/or servicing the claimed interrupt. The DMA controller may further transfer a data block in response to the claimed interrupt.Type: GrantFiled: May 16, 2003Date of Patent: July 10, 2007Assignee: Intel CorporationInventor: Peter R. Munguia
-
Patent number: 7234051Abstract: A method and apparatus for booting from a selection of multiple boot images. Control logic is coupled with a plurality of memory devices containing a plurality of boot images. The control logic employs a device select value to map device requests to memory devices. An event agent monitors the apparatus for various events including a corrupted primary boot image. The event agent notifies the control logic when an event occurs and the control logic changes the device select value responsive to the event. The mapping from device requests to memory devices changes when the device select value changes.Type: GrantFiled: August 9, 2002Date of Patent: June 19, 2007Assignee: Intel CorporationInventors: Peter R. Munguia, Kyle D. Gilsdorf
-
Patent number: 7216211Abstract: A method and apparatus for allocating a variable amount of memory to a device coupled to a bus are disclosed. In one embodiment, a first register contains a first value. A second register (e.g., Base Address Register) contains a second value that represents a default amount of memory to allocate to the device. The second value is automatically altered to indicate an updated amount of memory to allocate based on the first value. The ability to alter the default memory value substantially eliminates memory holes, which are unused portions of memory that have been allocated to devices coupled to the bus.Type: GrantFiled: May 22, 2003Date of Patent: May 8, 2007Assignee: Intel CorporationInventors: Peter R. Munguia, Kyle D. Gilsdorf