Patents by Inventor Philip R. Germann
Philip R. Germann has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20130277798Abstract: A method and structures are provided for implementing semiconductor signal-capable capacitors with deep trench and Through-Silicon-Via (TSV) technologies. A deep trench N-well structure is formed and an implant is provided in the deep trench N-well structure with a TSV formed in a semiconductor chip. At least one angled implant is created around the TSV in a semiconductor chip. The TSV is surrounded with a dielectric layer and filled with a conducting material which forms one electrode of the capacitor. A connection is made to one implant forming a second electrode to the capacitor.Type: ApplicationFiled: April 18, 2012Publication date: October 24, 2013Applicant: International Business Machines CorporationInventors: Gerald K. Bartley, Philip R. Germann, John E. Sheets, II
-
Publication number: 20130254473Abstract: A method and system are provided for implementing enhanced memory performance management with configurable bandwidth versus power usage in a chip stack of memory chips. A chip stack of memory chips is connected in a predefined density to allow a predefined high bandwidth connection between each chip in the stack, such as with through silicon via (TSV) interconnections. Large-bandwidth data transfers are enabled from the memory chip stack by trading off increased power usage for memory performance on a temporary basis.Type: ApplicationFiled: March 22, 2012Publication date: September 26, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Gerald K. Bartley, John M. Borkenhagen, Philip R. Germann
-
Publication number: 20130233832Abstract: A method, apparatus, and structure are provided for implementing selective rework for chip stacks. A backside metal layer to create resistive heating is added to a chip backside in a chip stack. A rework tool applies a predefined current to the backside metal layer to reflow solder connections and enables separating selected chips in the chip stack.Type: ApplicationFiled: April 24, 2013Publication date: September 12, 2013Applicant: International Business Machines CorporationInventors: Gerald K. Bartley, Darryl J. Becker, Philip R. Germann, Andrew B. Maki
-
Patent number: 8492903Abstract: A system comprises a first integrated circuit (IC) chip that includes a first electronic component; a second IC chip that includes a second electronic component; a through silicon via (TSV) in the second IC chip that electrically couples the first electronic component to the second electronic component; and a signal gating transistor that fully occludes the TSV.Type: GrantFiled: June 29, 2011Date of Patent: July 23, 2013Assignee: International Business Machines CorporationInventors: Gerald K. Bartley, Philip R. Germann, David P. Paulsen, John E. Sheets, II
-
Patent number: 8491739Abstract: A method and apparatus are provided for implementing interleaved-dielectric joining of multi-layer laminates. First and second multi-layer laminates are provided, each having with a laminated portion and an unlaminated portion. The first and second multi-layer laminates are joined together at the unlaminated portions by interleaving a plurality of dielectric layers of the first and second multi-layer laminates. Respective conductors carried by adjacent dielectric layers are connected. The interleaved unlaminated portions are laminated together with heat and pressure, to create a larger laminate of the joined first and second multi-layer laminates.Type: GrantFiled: September 9, 2010Date of Patent: July 23, 2013Assignee: International Business Machines CorporationInventors: Philip R. Germann, Mark J. Jeanson
-
Patent number: 8466024Abstract: A semiconductor chip has a gated through silicon via (TSVG). The TSVG may be switched so that the TSVG can be made conducting or non-conducting. The semiconductor chip may be used between a lower level semiconductor chip and a higher semiconductor chip to control whether a voltage supply on the lower level semiconductor chip is connected to or disconnected from a voltage domain in the upper level semiconductor chip. The TSVG comprises an FET controlled by the lower level chip as a switch.Type: GrantFiled: December 13, 2010Date of Patent: June 18, 2013Assignee: International Business Machines CorporationInventors: Gerald K. Bartley, Darryl J. Becker, Philip R. Germann, Andrew B. Maki, John E. Sheets, II
-
Publication number: 20130001676Abstract: A system comprises a first integrated circuit (IC) chip that includes a first electronic component; a second IC chip that includes a second electronic component; a through silicon via (TSV) in the second IC chip that electrically couples the first electronic component to the second electronic component; and a signal gating transistor that fully occludes the TSV.Type: ApplicationFiled: June 29, 2011Publication date: January 3, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: GERALD K. BARTLEY, PHILIP R. GERMANN, DAVID P. PAULSEN, JOHN E. SHEETS, II
-
Patent number: 8332659Abstract: Method and apparatus and associated method of detecting microchip tampering may include a conductive element in electrical communication with multiple sensors for verifying that signal degradation occurs at an expected region of the conductive element. A detected variance from the expected region may automatically trigger an action for impeding an integrated circuit exploitation process.Type: GrantFiled: July 29, 2008Date of Patent: December 11, 2012Assignee: International Business Machines CorporationInventors: Gerald K Bartley, Darryl J Becker, Paul E Dahlen, Philip R Germann, Andrew B Maki, Mark O Maxson
-
Patent number: 8255628Abstract: A design structure for controlling computer-readable memory includes a plurality of memory locations, a usage frequency of a data unit stored in a first memory location is determined. The data unit is moved to a second memory location, different from the first memory location that is selected based on a correspondence between a known latency of the second memory location and the usage frequency of the data unit, in which the second memory location is the primary data storage location for the data unit.Type: GrantFiled: March 27, 2008Date of Patent: August 28, 2012Assignee: International Business Machines CorporationInventors: Gerald K. Bartley, John M. Borkenhagen, Philip R. Germann, William P. Hovis
-
Publication number: 20120211829Abstract: A field-effect transistor has a gate, a source, and a drain. The gate has a via extending through a semiconductor chip substrate from one surface to an opposite surface of the semiconductor chip substrate. The source has a first toroid of ion dopants implanted in the semiconductor chip substrate surrounding one end of the via on the one surface of the semiconductor chip substrate. The drain has a second toroid of ion dopants implanted in the semiconductor chip substrate surrounding an opposite end of the via on the opposite surface of the semiconductor chip substrate.Type: ApplicationFiled: February 17, 2011Publication date: August 23, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Gerald K. Bartley, Darryl J. Becker, Philip R. Germann, Andrew B. Maki, John E. Sheets, II
-
Patent number: 8214657Abstract: A method, program product and apparatus include resistance structures positioned proximate security sensitive microchip circuitry. Alteration in the position, makeup or arrangement of the resistance structures may be detected and initiate an action for defending against a reverse engineering or other exploitation effort. The resistance structures may be automatically and selectively designated for monitoring. Some of the resistance structures may have different resistivities. The sensed resistance may be compared to an expected resistance, ratio or other resistance-related value. The structures may be intermingled with false structures, and may be overlapped or otherwise arranged relative to one another to further complicate unwelcome analysis.Type: GrantFiled: July 29, 2008Date of Patent: July 3, 2012Assignee: International Business Machines CorporationInventors: Gerald K Bartley, Darryl J Becker, Paul E Dahlen, Philip R Germann, Andrew B Maki, Mark O Maxson, John E. Sheets, II
-
Publication number: 20120146711Abstract: A semiconductor chip has a gated through silicon via (TSVG). The TSVG may be switched so that the TSVG can be made conducting or non-conducting. The semiconductor chip may be used between a lower level semiconductor chip and a higher semiconductor chip to control whether a voltage supply on the lower level semiconductor chip is connected to or disconnected from a voltage domain in the upper level semiconductor chip. The TSVG comprises an FET controlled by the lower level chip as a switch.Type: ApplicationFiled: December 13, 2010Publication date: June 14, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Gerald K. Bartley, Darryl J. Becker, Philip R. Germann, Andrew B. Maki, John E. Sheets, II
-
Patent number: 8172140Abstract: A method and apparatus include conductive material doped within a microchip that accumulates a detectable charge in the presence of ions. Such ions may result from a focused ion beam or other unwelcome technology exploitation effort. Circuitry sensing the charge buildup in the embedded, doped material may initiate a defensive action intended to defeat the tampering operation.Type: GrantFiled: July 29, 2008Date of Patent: May 8, 2012Assignee: International Business Machines CorporationInventors: Gerald K Bartley, Darryl J. Becker, Todd A. Christensen, Paul E. Dahlen, Philip R. Germann, Andrew B. Maki, Mark O. Maxson, John E. Sheets, II
-
Publication number: 20120061023Abstract: A method and apparatus are provided for implementing interleaved-dielectric joining of multi-layer laminates. First and second multi-layer laminates are provided, each having with a laminated portion and an unlaminated portion. The first and second multi-layer laminates are joined together at the unlaminated portions by interleaving a plurality of dielectric layers of the first and second multi-layer laminates. Respective conductors carried by adjacent dielectric layers are connected. The interleaved unlaminated portions are laminated together with heat and pressure, to create a larger laminate of the joined first and second multi-layer laminates.Type: ApplicationFiled: September 9, 2010Publication date: March 15, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Philip R. Germann, Mark J. Jeanson
-
Publication number: 20110238879Abstract: Method and apparatus for optimally placing memory devices within a computer system. A memory controller may include circuitry configured to retrieve or one or more performance metrics a plurality of memory devices connected thereto. Based on the performance metrics and one or more predefined rules for placing memory devices, the circuitry may determine an optimal placement of the memory devices in the system.Type: ApplicationFiled: March 25, 2010Publication date: September 29, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Gerald K. Bartley, John M. Borkenhagen, Philip R. Germann, William P. Hovis
-
Patent number: 7952478Abstract: An apparatus and method detect microchip tampering by including a capacitance circuit that comprises a protective cover. Dielectric material may be sandwiched between the cover and a backside metal layer, which may be proximate a protected surface of the microchip. Changes in the capacitance of the above circuit caused by alteration of the cover or other component of the capacitance circuit may be sensed and prompt defensive action.Type: GrantFiled: July 29, 2008Date of Patent: May 31, 2011Assignee: International Business Machines CorporationInventors: Gerald K Bartley, Darryl J Becker, Paul E Dahlen, Philip R Germann, Andrew B Maki, Mark O Maxson
-
Patent number: 7884625Abstract: Apparatus, method and program product may detect an attempt to tamper with a microchip by detecting an unacceptable alteration in a measured capacitance associated with capacitance structures proximate the backside of a microchip. The capacitance structures typically include metallic shapes and may connect using through-silicon vias to active sensing circuitry within the microchip. In response to the sensed change, a shutdown, spoofing, self-destruct or other defensive action may be initiated to protect security sensitive circuitry of the microchip.Type: GrantFiled: July 29, 2008Date of Patent: February 8, 2011Assignee: International Business Machines CorporationInventors: Gerald K Bartley, Darryl J Becker, Paul E Dahlen, Philip R Germann, Andrew B Maki, Mark O Maxson
-
Patent number: 7838336Abstract: A method of making an integrated circuit package includes forming a through hole in an integrated circuit and assembling a die containing the integrated circuit on a carrier so that the die is mechanically and electrically connected to the carrier. Thereafter, an underfill material is dispensed between the die and the carrier via the through hole.Type: GrantFiled: September 24, 2007Date of Patent: November 23, 2010Assignee: International Business Machines CorporationInventors: Gerald K. Bartley, Darryl J. Becker, Paul E. Dahlen, Philip R. Germann, Andrew B. Maki, Mark O. Maxson
-
Patent number: 7810065Abstract: System and method for designing an electronic package. A placement manager receives a physical design of an electronic package from a packaging design tool. The placement manager receives design constraints regarding the physical design for the electronic package. The placement manager inserts specifications for at least one de-gassing opening in the physical design for the electronic package, wherein the specification for at least one de-gassing opening are created in accordance with said design constraints regarding said physical design of said electronic package. The placement manager outputs an updated physical design of the electronic package.Type: GrantFiled: August 24, 2007Date of Patent: October 5, 2010Assignee: International Business Machines CorporationInventors: Gerald K. Bartley, Darryl J. Becker, Paul E. Dahlen, Philip R. Germann, Andrew B. Maki, Mark O. Maxson, Trevor J. Timpane
-
Patent number: 7791978Abstract: A design structure embodied in a machine readable medium used in a design process includes random access memory device having an array of individual memory cells arranged into rows and columns, each memory cell having an access device associated therewith. Each row of the array further includes a plurality of N word lines associated therewith, with a wherein N corresponds to a number of independently accessible partitions of the array, wherein each access device in a given row is coupled to only one of the N word lines of the row. Logic in signal communication with the array receives a plurality of row address bits and determine, for a requested row identified by the row address bits, which of the N partitions within the requested row are to be accessed, such that access devices within a selected row, but not within a partition to be accessed, are not activated.Type: GrantFiled: February 1, 2008Date of Patent: September 7, 2010Assignee: International Business Machines CorporationInventors: Gerald K. Bartley, Darryl J. Becker, John M. Borkenhagen, Philip R. Germann, William P Hovis