Abstract: A method and apparatus for programmably driving a light-emitting diode(LED) display stores a display configuration in a register. The register contains the information identifying for which conditions in the system will status information be provided to LED drivers. When used in a system such as an Ethernet network multiport switch, for example, the status information for only those conditions and those ports identified by the display configuration stored in the configuration register will be displayed, even though status is collected for more conditions in the system.

Abstract: A resetting, enabling and freezing system is provided for controlling a communication device in a diagnostic process. A hardware reset of the device may be performed by a host via a reset pin of a PCI interface. A software reset of the device may be provided by setting a reset bit in a command register. To stop operations of the device substantially instantaneously, a freeze mode of diagnostics is provided. The freeze mode may be initiated using hardware or software freezing. To provide the hardware freezing, diagnostic logic is supplied with a freeze signal via a freeze pin of the PCI interface. The software freezing is performed by setting a freeze bit in the command register. To enable a diagnostician to reproduce an event causing an error, an enable/disable mode of diagnostics is carried out. In this mode, elements of the device are disabled one after another in a serial fashion, with a disable signal being passed serially from one element to another.

Abstract: A network switch having a shared memory architecture for storing data frames has a set of programmable thresholds that specify when flow control should be initiated on a selected network port. The network switch includes a queue for storing free frame pointers, each specifying available memory locations in an external memory for storing data frames received from a network station. The network switch takes a frame pointer from a free buffer queue for each received data frame, and stores the received data frame in the location in external memory specified by the frame pointer while a decision making engine within the switch determines the appropriate destination ports.

Abstract: A low-cost implementation of a switching system using a multiport network switch avoids the necessity of a microprocessor by using programmable array logic (PAL) configured to drive a non-volatile memory. The PAL includes an address generator state machine, a PCI control signal state machine, and an interrupt state machine. The non-volatile memory sequentially outputs address and data information, under the control of the address generator state machine, onto a bus connected to the network switch in order to initialize the network switch with initialization and configuration data. The PCI control signal state machine provides control signals causing the output address and data information to mimic a PCI burst transfer. Once the network switch has been configured, the non-volatile memory outputs a start command causing the network switch to begin running in a free-running mode. A memory overflow interrupt in the network switch is also enabled, causing the PAL to reset the network switch if overloaded.

Abstract: A network having a shared memory architecture for storing data frames has a set of programmable thresholds that specify when flow control should be initiated on full-duplex network ports. The network switch includes a queue for storing free frame pointers that specify available memory locations in an external memory for storing data frames received from a network station. The network switch takes a frame pointer from a free buffer queue for each received data frame, and stores the received data frame in the location in external memory specified by the frame pointer while a decision making engine within the switch determines the appropriate destination ports. Flow control is initiated based on the number of available frame pointers by transmitting a PAUSE frame having a selected PAUSE interval to a transmitting network station.

Abstract: A network switch having a shared memory architecture for storing data frames includes configuration registers that are programmable by a host processor to adaptively adjust overflow buffer locations and flow control watermark levels based on monitored network traffic. The host processor allocates shared resources by setting memory configuration registers corresponding to an external memory, where the network switch uses the external memory for storing received data frames, Management Information Base (MIB) counter values, and output port overflow data. The host processor periodically reads the MIB counter values from the external memory, and adjusts flow control watermark levels or the memory configuration registers in the network switch based on rate-based network traffic derived from the MIB counter values. PCI burst transfers between the host processor and the external memory via the network switch ensure that stored data is not lost during reconfiguration of the external memory.

Abstract: The optically active compounds of formula ##STR1## wherein R.sup.1 represents a hydrogen atom or a methyl radical, or of formula ##STR2## are useful as perfuming ingredients for the preparation of perfuming compositions and perfumed articles to which they impart woody-amber notes.

Abstract: Every external physical layer device coupled to a multiport data communication switch is polled in succession to determine status and control information relating to the external physical layer device. The polling procedure performed automatically at regular time intervals is interleaved with management accesses to the external PHYs initiated by a host processor. The host management access may be performed to write or read management data to or from a particular register in a particular external physical layer device.

Abstract: An integrated multiport switch (IMS) in which an on-chip management information base (MIB) accumulation processor enables monitoring of a significantly larger number of MIB objects to be stored in external memory while minimizing media access controller (MAC) complexity. A MAC for each port in the IMS outputs a MIB report for each transmission or reception of data according to a specific compressed format to a MIB engine that can be centrally located on the chip. The MIB engine decodes the MIB report into a plurality of associated MIB objects, which are temporarily accumulated until the external memory is updated. The MIB engine initiates the stored MIB value updating process by retrieving the values from the external memory and adding the accumulated MIB objects to the retrieved values. The updated MIB objects are then transmitted back to the external memory for storage therein and the MIB engine object values are cleared.