Patents by Inventor Philip V. Golden
Philip V. Golden has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10534446Abstract: An optical proximity detector includes a driver, light detector, analog front-end, sensor(s) that sense correction factor(s) (e.g., temperature, supply voltage and/or forward voltage drop), and a digital back end. The driver drives the light source to emit light. The light detector produces a light detection signal indicative of a magnitude and a phase of a portion of the emitted light that reflects off an object and is incident on the light detector. The analog front-end receives the light detection signal and outputs a digital light detection signal, or digital in-phase and quadrature-phase signals, which are provided to the digital back-end. The digital back-end performs closed loop correction(s) for dynamic variation(s) in gain and/or phase caused by a portion of the analog front-end, uses polynomial equation(s) and sensed correction factor(s) to perform open loop correction(s) for dynamic variations in temperature, supply voltage and/or forward voltage drop, and outputs a distance value.Type: GrantFiled: May 21, 2018Date of Patent: January 14, 2020Assignee: Intersil Americas LLCInventors: Itaru Hiromi, Philip V. Golden, Steven Herbst
-
Publication number: 20180267623Abstract: An optical proximity detector includes a driver, light detector, analog front-end, sensor(s) that sense correction factor(s) (e.g., temperature, supply voltage and/or forward voltage drop), and a digital back end. The driver drives the light source to emit light. The light detector produces a light detection signal indicative of a magnitude and a phase of a portion of the emitted light that reflects off an object and is incident on the light detector. The analog front-end receives the light detection signal and outputs a digital light detection signal, or digital in-phase and quadrature-phase signals, which are provided to the digital back-end. The digital back-end performs closed loop correction(s) for dynamic variation(s) in gain and/or phase caused by a portion of the analog front-end, uses polynomial equation(s) and sensed correction factor(s) to perform open loop correction(s) for dynamic variations in temperature, supply voltage and/or forward voltage drop, and outputs a distance value.Type: ApplicationFiled: May 21, 2018Publication date: September 20, 2018Inventors: Itaru HIROMI, Philip V. GOLDEN, Steven HERBST
-
Patent number: 9977512Abstract: An optical proximity detector includes a driver, light detector, analog front-end, sensor(s) that sense correction factor(s) (e.g., temperature, supply voltage and/or forward voltage drop), and a digital back end. The driver drives the light source to emit light. The light detector produces a light detection signal indicative of a magnitude and a phase of a portion of the emitted light that reflects off an object and is incident on the light detector. The analog front-end receives the light detection signal and outputs a digital light detection signal, or digital in-phase and quadrature-phase signals, which are provided to the digital back-end. The digital back-end performs closed loop correction(s) for dynamic variation(s) in gain and/or phase caused by a portion of the analog front-end, uses polynomial equation(s) and sensed correction factor(s) to perform open loop correction(s) for dynamic variations in temperature, supply voltage and/or forward voltage drop, and outputs a distance value.Type: GrantFiled: May 21, 2015Date of Patent: May 22, 2018Assignee: Intersil Americas LLCInventors: Itaru Hiromi, Philip V. Golden, Steven Herbst
-
Publication number: 20160116592Abstract: An optical proximity detector includes a driver, light detector, analog front-end, sensor(s) that sense correction factor(s) (e.g., temperature, supply voltage and/or forward voltage drop), and a digital back end. The driver drives the light source to emit light. The light detector produces a light detection signal indicative of a magnitude and a phase of a portion of the emitted light that reflects off an object and is incident on the light detector. The analog front-end receives the light detection signal and outputs a digital light detection signal, or digital in-phase and quadrature-phase signals, which are provided to the digital back-end. The digital back-end performs closed loop correction(s) for dynamic variation(s) in gain and/or phase caused by a portion of the analog front-end, uses polynomial equation(s) and sensed correction factor(s) to perform open loop correction(s) for dynamic variations in temperature, supply voltage and/or forward voltage drop, and outputs a distance value.Type: ApplicationFiled: May 21, 2015Publication date: April 28, 2016Inventors: Itaru Hiromi, Philip V. Golden, Steven Herbst
-
Patent number: 9250714Abstract: Described herein are optical proximity detectors, methods for use therewith, and systems including an optical proximity detector. Such optical proximity detectors include an analog front-end and a digital back-end. In certain embodiments, the digital back-end includes a dynamic gain and phase offset corrector, a cross-talk corrector, a phase and magnitude calculator, and a static phase offset corrector. The dynamic gain and phase offset corrector corrects for dynamic variations in gain and phase offset of the analog front-end due to changes in temperature and/or operating voltage levels. The crosstalk corrector corrects for electrical and/or optical crosstalk associated with the analog front-end. The phase and magnitude calculator calculates phase and magnitude values in dependence on the corrected versions of digital in-phase and quadrature-phase signals received from the analog front-end. The static phase offset corrector corrects for a static phase offset of the optical proximity detector.Type: GrantFiled: September 24, 2014Date of Patent: February 2, 2016Assignee: INTERSIL AMERICAS LLCInventors: Itaru Hiromi, Philip V. Golden, David W. Ritter, Pradeep Bhardwaj, Steven Herbst, Warren Craddock
-
Publication number: 20150145764Abstract: Described herein are optical proximity detectors, methods for use therewith, and systems including an optical proximity detector. Such optical proximity detectors include an analog front-end and a digital back-end. In certain embodiments, the digital back-end includes a dynamic gain and phase offset corrector, a cross-talk corrector, a phase and magnitude calculator, and a static phase offset corrector. The dynamic gain and phase offset corrector corrects for dynamic variations in gain and phase offset of the analog front-end due to changes in temperature and/or operating voltage levels. The crosstalk corrector corrects for electrical and/or optical crosstalk associated with the analog front-end. The phase and magnitude calculator calculates phase and magnitude values in dependence on the corrected versions of digital in-phase and quadrature-phase signals received from the analog front-end. The static phase offset corrector corrects for a static phase offset of the optical proximity detector.Type: ApplicationFiled: September 24, 2014Publication date: May 28, 2015Inventors: Itaru Hiromi, Philip V. Golden, David W. Ritter, Pradeep Bhardwaj, Steven Herbst
-
Patent number: 8339198Abstract: Provided herein are methods and circuits that reduce a differential capacitance at differential nodes of a differential circuit while boosting the common mode capacitance at the differential nodes, where the differential circuit includes a pair of inputs and differential outputs. A negative capacitance is generated between differential nodes of the differential circuit, which can be accomplished by connecting a negative capacitance circuit between the differential nodes of the differential circuit. In an embodiment, the negative capacitance circuit is connected in parallel with the differential outputs of the differential circuit. In another embodiment, the negative capacitance circuit is connected in parallel with the inputs of the differential circuit. In still another embodiment, the negative capacitance circuit is connected in parallel with the differential internal nodes (i.e., nodes other than the input and output nodes) of the differential circuit.Type: GrantFiled: June 27, 2012Date of Patent: December 25, 2012Assignee: Intersil Americas Inc.Inventors: Peter J. Mole, Philip V. Golden
-
Publication number: 20120268206Abstract: Provided herein are methods and circuits that reduce a differential capacitance at differential nodes of a differential circuit while boosting the common mode capacitance at the differential nodes, where the differential circuit includes a pair of inputs and differential outputs. A negative capacitance is generated between differential nodes of the differential circuit, which can be accomplished by connecting a negative capacitance circuit between the differential nodes of the differential circuit. In an embodiment, the negative capacitance circuit is connected in parallel with the differential outputs of the differential circuit. In another embodiment, the negative capacitance circuit is connected in parallel with the inputs of the differential circuit. In still another embodiment, the negative capacitance circuit is connected in parallel with the differential internal nodes (i.e., nodes other than the input and output nodes) of the differential circuit.Type: ApplicationFiled: June 27, 2012Publication date: October 25, 2012Applicant: INTERSIL AMERICAS INC.Inventors: Peter J. Mole, Philip V. Golden
-
Patent number: 8228120Abstract: Provided herein are methods and circuits that reduce a differential capacitance at differential nodes of a differential circuit while boosting the common mode capacitance at the differential nodes, where the differential circuit includes a pair of inputs and differential outputs. A negative capacitance is generated between differential nodes of the differential circuit, which can be accomplished by connecting a negative capacitance circuit between the differential nodes of the differential circuit. In an embodiment, the negative capacitance circuit is connected in parallel with the differential outputs of the differential circuit. In another embodiment, the negative capacitance circuit is connected in parallel with the inputs of the differential circuit. In still another embodiment, the negative capacitance circuit is connected in parallel with the differential internal nodes (i.e., nodes other than the input and output nodes) of the differential circuit.Type: GrantFiled: October 23, 2009Date of Patent: July 24, 2012Assignee: Intersil Americas Inc.Inventors: Peter J. Mole, Philip V. Golden
-
Patent number: 7952428Abstract: A circuit in accordance with an embodiment of the present invention includes an instrumentation amplifier, a dynamically adjustable low pass filter, at least one monitor and a controller. The instrumentation amplifier includes a pair of buffered operational amplifiers that accept a pair of input signals, and a differential operational amplifier that outputs an output signal indicative of a difference between the pair of input signals. The dynamically adjustable low pass filter is configured to provide band limiting of the output signal at frequencies greater than a cutoff frequency. The monitor, or monitors, is/are configured to monitor a signal upstream of the instrumentation amplifier and/or a signal downstream of the instrumentation amplifier and output a monitor signal.Type: GrantFiled: March 8, 2010Date of Patent: May 31, 2011Assignee: Intersil Americas Inc.Inventors: Philip V. Golden, Marc T. Thompson
-
Publication number: 20110043280Abstract: An instrumentation amplifier includes a pair of buffered operational amplifiers that accept a pair of input signals, and a differential operational amplifier that outputs an output signal indicative of a difference between the input signals. A low pass filter provides passive band limiting of the output signal. Each operational amplifier is implemented as a multi-path amplifier that includes a low frequency path and a high frequency path between an input and an output of the operational amplifier. Further, each multi-path amplifier includes a differential input transconductance stage within the low frequency path and a differential input transconductance stage within the high frequency path. Within each multi-path amplifier, the differential input transconductance stage of the high frequency path is noisier than, but consumes less power than, the differential input transconductance stage of the low frequency path.Type: ApplicationFiled: November 30, 2009Publication date: February 24, 2011Applicant: INTERSIL AMERICAS INC.Inventor: Philip V. Golden
-
Publication number: 20110043281Abstract: A circuit in accordance with an embodiment of the present invention includes an instrumentation amplifier, a dynamically adjustable low pass filter, at least one monitor and a controller. The instrumentation amplifier includes a pair of buffered operational amplifiers that accept a pair of input signals, and a differential operational amplifier that outputs an output signal indicative of a difference between the pair of input signals. The dynamically adjustable low pass filter is configured to provide band limiting of the output signal at frequencies greater than a cutoff frequency. The monitor, or monitors, is/are configured to monitor a signal upstream of the instrumentation amplifier and/or a signal downstream of the instrumentation amplifier and output a monitor signal.Type: ApplicationFiled: March 8, 2010Publication date: February 24, 2011Applicant: INTERSIL AMERICAS INC.Inventors: Philip V. Golden, Marc T. Thompson
-
Patent number: 7880541Abstract: An instrumentation amplifier includes a pair of buffered operational amplifiers that accept a pair of input signals, and a differential operational amplifier that outputs an output signal indicative of a difference between the input signals. A low pass filter provides passive band limiting of the output signal. Each operational amplifier is implemented as a multi-path amplifier that includes a low frequency path and a high frequency path between an input and an output of the operational amplifier. Further, each multi-path amplifier includes a differential input transconductance stage within the low frequency path and a differential input transconductance stage within the high frequency path. Within each multi-path amplifier, the differential input transconductance stage of the high frequency path is noisier than, but consumes less power than, the differential input transconductance stage of the low frequency path.Type: GrantFiled: November 30, 2009Date of Patent: February 1, 2011Assignee: Intersil Americas Inc.Inventor: Philip V. Golden
-
Patent number: 7863980Abstract: Provided herein are amplifiers including negative capacitance circuits for reducing distortion resulting from a gate-source (or base-emitter) capacitance of output stages of such amplifiers. Such a negative capacitance circuit is connected in parallel with the gate-source (or base-emitter) capacitance of the output stage to shunt the gate-source (or base-emitter) capacitance and thereby reduce distortion. Also provided herein are methods for use with amplifiers including an output stage, including connecting a negative capacitance circuit in parallel with a base-emitter capacitance of the output stage.Type: GrantFiled: May 29, 2009Date of Patent: January 4, 2011Assignee: Intersil Americas Inc.Inventors: Philip V. Golden, Peter J. Mole
-
Publication number: 20100301940Abstract: Provided herein are methods and circuits that reduce a differential capacitance at differential nodes of a differential circuit while boosting the common mode capacitance at the differential nodes, where the differential circuit includes a pair of inputs and differential outputs. A negative capacitance is generated between differential nodes of the differential circuit, which can be accomplished by connecting a negative capacitance circuit between the differential nodes of the differential circuit. In an embodiment, the negative capacitance circuit is connected in parallel with the differential outputs of the differential circuit. In another embodiment, the negative capacitance circuit is connected in parallel with the inputs of the differential circuit. In still another embodiment, the negative capacitance circuit is connected in parallel with the differential internal nodes (i.e., nodes other than the input and output nodes) of the differential circuit.Type: ApplicationFiled: October 23, 2009Publication date: December 2, 2010Applicant: Intersil Americas Inc.Inventors: Peter J. Mole, Philip V. Golden
-
Patent number: 7609111Abstract: Provided herein are negative capacitance circuits for reducing distortion resulting from a gate-source (or base-emitter) capacitance of an output stage. Such a negative capacitance circuit is connected in parallel with the gate-source (or base-emitter) capacitance of the output stage to shunt the gate-source (or base-emitter) capacitance and thereby reduce distortion.Type: GrantFiled: December 5, 2006Date of Patent: October 27, 2009Assignee: Intersil Americas Inc.Inventors: Philip V. Golden, Peter J. Mole
-
Publication number: 20090243720Abstract: Provided herein are amplifiers including negative capacitance circuits for reducing distortion resulting from a gate-source (or base-emitter) capacitance of output stages of such amplifiers. Such a negative capacitance circuit is connected in parallel with the gate-source (or base-emitter) capacitance of the output stage to shunt the gate-source (or base-emitter) capacitance and thereby reduce distortion. Also provided herein are methods for use with amplifiers including an output stage, including connecting a negative capacitance circuit in parallel with a base-emitter capacitance of the output stage.Type: ApplicationFiled: May 29, 2009Publication date: October 1, 2009Applicant: Intersil Americas Inc.Inventors: Philip V. Golden, Peter J. Mole
-
Publication number: 20080129424Abstract: Provided herein are negative capacitance circuits for reducing distortion resulting from a gate-source (or base-emitter) capacitance of an output stage. Such a negative capacitance circuit is connected in parallel with the gate-source (or base-emitter) capacitance ofthe output stage to shunt the gate-source (or base-emitter) capacitance and thereby reduce distortion.Type: ApplicationFiled: December 5, 2006Publication date: June 5, 2008Applicant: INTERSIL AMERICAS INC.Inventors: Philip V. Golden, Peter J. Mole