Patents by Inventor Philippe Lance
Philippe Lance has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9824774Abstract: A system for programming integrated circuit (IC) dies formed on a wafer includes a magnetic field transmitter that outputs a digital test program as a magnetic signal. At least one digital magnetic sensor (e.g., Hall effect sensor) is formed with the IC dies on the wafer. The digital magnetic sensor detects and receives the magnetic signal. A processor formed on the wafer converts the magnetic signal to the digital test program and the digital test program is stored in memory on the wafer in association with one of the IC dies. The magnetic field transmitter does not physically contact the dies, but can flood an entire surface of the wafer with the magnetic signal so that all of the IC dies are concurrently programmed with the digital test program.Type: GrantFiled: June 29, 2015Date of Patent: November 21, 2017Assignee: NXP USA, Inc.Inventors: Philippe Lance, Lianjun Liu
-
Patent number: 9607911Abstract: A system for programming integrated circuit (IC) dies formed on a wafer includes an optical transmitter that outputs a digital test program as an optical signal. At least one optical sensor (e.g., photodiode) is formed with the IC dies on the wafer. The optical sensor detects and receives the optical signal. A processor formed on the wafer converts the optical signal to the digital test program and the digital test program is stored in memory on the wafer in association with one of the IC dies. The optical transmitter does not physically contact the dies, but can flood an entire surface of the wafer with the optical signal so that all of the IC dies are concurrently programmed with the digital test program.Type: GrantFiled: July 14, 2015Date of Patent: March 28, 2017Assignee: NXP USA, Inc.Inventors: Lianjun Liu, Philippe Lance, David J. Monk, Babak A. Taheri
-
Publication number: 20160276004Abstract: A system for programming integrated circuit (IC) dies formed on a wafer includes a magnetic field transmitter that outputs a digital test program as a magnetic signal. At least one digital magnetic sensor (e.g., Hall effect sensor) is formed with the IC dies on the wafer. The digital magnetic sensor detects and receives the magnetic signal. A processor formed on the wafer converts the magnetic signal to the digital test program and the digital test program is stored in memory on the wafer in association with one of the IC dies. The magnetic field transmitter does not physically contact the dies, but can flood an entire surface of the wafer with the magnetic signal so that all of the IC dies are concurrently programmed with the digital test program.Type: ApplicationFiled: June 29, 2015Publication date: September 22, 2016Inventors: Philippe LANCE, Lianjun LIU
-
Publication number: 20160274188Abstract: A system for programming magnetic field sensors formed on a wafer includes a magnetic field transmitter that outputs a digital test program as a magnetic signal. At least one digital magnetic sensor (e.g., magnetoresistive sensor) is formed with the magnetic field sensors on the wafer and is distinct from the magnetic field sensors. The digital magnetic sensor detects and receives the magnetic signal. A processor formed on the wafer converts the magnetic signal to the digital test program and the digital test program is stored in memory on the wafer in association with one of the magnetic field sensors. The magnetic field transmitter does not physically contact the wafer, but can flood an entire surface of the wafer with the magnetic signal so that all of the magnetic field sensors are concurrently programmed with the digital test program.Type: ApplicationFiled: June 29, 2015Publication date: September 22, 2016Inventors: LIANJUN LIU, PHILIPPE LANCE, DAVID J. MONK
-
Publication number: 20160276231Abstract: A system for programming integrated circuit (IC) dies formed on a wafer includes an optical transmitter that outputs a digital test program as an optical signal. At least one optical sensor (e.g., photodiode) is formed with the IC dies on the wafer. The optical sensor detects and receives the optical signal. A processor formed on the wafer converts the optical signal to the digital test program and the digital test program is stored in memory on the wafer in association with one of the IC dies. The optical transmitter does not physically contact the dies, but can flood an entire surface of the wafer with the optical signal so that all of the IC dies are concurrently programmed with the digital test program.Type: ApplicationFiled: July 14, 2015Publication date: September 22, 2016Inventors: LIANJUN LIU, PHILIPPE LANCE, DAVID J. MONK, BABAK A. TAHERI
-
Patent number: 9157955Abstract: A chip damage detection device is provided that includes at least one bi-stable circuit having a first conductive line passing through an observed area of a semiconductor integrated circuit chip for damage monitoring of the observed area. The at least one bi-stable circuit is arranged to flip from a first stable state into a second stable state when a potential difference between a first end and a second end of the first conductive line changes or when a leakage current overdrives a state keeping current at the first conductive line. Further, a semiconductor integrated circuit device that includes the chip damage detection device and a safety critical system that includes the semiconductor integrated circuit device or the chip damage detection circuit is provided.Type: GrantFiled: January 21, 2010Date of Patent: October 13, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Erwan Hemon, Philippe Lance, Kurt Neugebauer
-
Patent number: 8779465Abstract: A semiconductor device arrangement comprises a semiconductor device and an injector device. The semiconductor device comprises a first current electrode region of a first conductivity type, a second current electrode region of the first conductivity type, a drift region between the first and the second current electrode regions, and at least one floating region of a second conductivity type formed in the drift region. The injector device is arranged to receive an activation signal when the semiconductor device is turned on and to inject charge carriers of the second conductivity type into the drift region and the at least one floating region in response to receiving the activation signal.Type: GrantFiled: September 22, 2006Date of Patent: July 15, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Jean-Michel Reynes, Philippe Lance, Evgueniy Stefanov, Yann Weber
-
Patent number: 8612657Abstract: Method and apparatus for communicating on an electrical bus by generating a master logical signal on the electrical bus in the form of a pulse-width modulation signal. Generating a slave logical signal on the electrical bus in the form of a current signal. Reading the slave logical signal by sampling the magnitude of the current signal on the electrical bus, wherein magnitude of the current on the electrical bus is sampled at a point in the bit time when the voltage on the electrical bus has remained constant for a period longer than the shortest time that the voltage remains at any level during the bit time.Type: GrantFiled: August 22, 2008Date of Patent: December 17, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Philippe Lance, Valerie Bernon-Enjalbert, Thierry Cassagnes
-
Patent number: 8456783Abstract: An integrated circuit comprises electro-static discharge (ESD) protection circuitry arranged to provide ESD protection to one or more external connector(s) of the integrated circuit. The ESD protection circuitry comprises at least one ESD protection component coupled to the one or more external connectors for providing ESD protection thereto. The ESD protection circuitry further comprises an ESD connector coupled to the one or more external connector(s), arranged to couple supplementary ESD protection to the one or more external connector(s).Type: GrantFiled: April 27, 2007Date of Patent: June 4, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Patrice Besse, Erwan Hemon, Philippe Lance
-
Patent number: 8438419Abstract: A differential communication bus comprising a master module and a plurality of slave modules connected to at least first and second conductors whereby to communicate between the master and slave modules. The master module comprises a driver for applying first and second voltages respectively to the first and second conductors and for sourcing and sinking currents in the first and second conductors. The driver controls a difference between the first and second voltages and a common mode value of the first and second voltages. The driver includes first sourcing and sinking current limiters and second sourcing and sinking current limiters for limiting the currents in the first and second conductors. The master module is selectively responsive to a fault condition triggering simultaneous activation of the first and second sourcing current limiters or of the first and second sinking current limiters to disable the driver.Type: GrantFiled: June 30, 2008Date of Patent: May 7, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Valerie Bernon-Enjalbert, Thierry Cassagnes, Philippe Lance
-
Patent number: 8405423Abstract: A bus driver has a ground terminal and a first and a second terminal. In a first operation mode the bus driver provides at the first terminal a first output voltage comprising a first data signal; and at the second terminal the bus driver provides a second output voltage comprising a second data signal. In a second operation mode the bus driver provides at the first terminal a first output voltage comprising a third data signal; and at the second terminal the bus driver provides a second output voltage, wherein a curve of the second output voltage is synchronous however inverted in relation to a curve of the first output voltage. An engine comprises a bus driver as set out above.Type: GrantFiled: September 30, 2008Date of Patent: March 26, 2013Assignee: Freescale Semiconductor, Inc.Inventor: Philippe Lance
-
Patent number: 8307227Abstract: A data communication system includes one or more data processing units and includes a central control unit. The decentralized data processing units are connected to the central control unit by data connection. The central control unit includes a synchronisation unit for outputting via the data connection an synchronisation signal to the data processing unit. The data processing unit includes a data generator for generating data and transmitting, after the synchronisation signal, data to the central control unit.Type: GrantFiled: November 8, 2006Date of Patent: November 6, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Philippe Lance, Arlette Marty-Blavier
-
Patent number: 8237424Abstract: A system comprises a voltage regulator operably coupled to an external component, a voltage regulator reset circuit and at least one functional element supplied with a voltage by the voltage regulator. The voltage regulator reset circuit is arranged to repetitively reset the voltage regulator upon disconnection of the external component.Type: GrantFiled: January 18, 2006Date of Patent: August 7, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Arlette Marty-Blavier, Philippe Lance, Stephan Ollitrault, Yean Ling Teo
-
Patent number: 8203822Abstract: A driving circuit for generating a required firing current for a safety device comprising an arrangement of a first transistor (M2) connected in series with a second transistor (M3); and a power control transistor (M1) connected in series with the first transistor; characterised in that the first and second transistors operate in fully switched on mode (Rds(on)) and the required firing current (I(squib)) is generated by means of varying the voltage (Vc) across the gate source of power control transistor and the first and second transistors in a predetermined manner.Type: GrantFiled: May 11, 2007Date of Patent: June 19, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Erwan Hemon, Philippe Lance
-
Patent number: 8193828Abstract: A buffer apparatus for a communications bus comprises a driver circuit having an output. An amplifier circuit having an input is coupled to the output of the driver circuit. The driver circuit is arranged to generate, when in use, a drive signal having a waveform that comprises a step therein so as to substantially suppress generation by the amplifier circuit of a portion of an oscillation of an output signal.Type: GrantFiled: July 31, 2008Date of Patent: June 5, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Thierry Cassagnes, Valerie Bernon-Enjalbert, Philippe Lance, Matthijs Pardoen
-
Publication number: 20110163782Abstract: A bus driver has a ground terminal and a first and a second terminal. In a first operation mode the bus driver provides at the first terminal a first output voltage comprising a first data signal; and at the second terminal the bus driver provides a second output voltage comprising a second data signal. In a second operation mode the bus driver provides at the first terminal a first output voltage comprising a third data signal; and at the second terminal the bus driver provides a second output voltage, wherein a curve of the second output voltage is synchronous however inverted in relation to a curve of the first output voltage. An engine comprises a bus driver as set out above.Type: ApplicationFiled: September 30, 2008Publication date: July 7, 2011Applicant: Freescale Semiconductor, Inc.Inventor: Philippe Lance
-
Publication number: 20110138090Abstract: Method and apparatus for communicating on an electrical bus by generating a master logical signal on the electrical bus in the form of a pulse-width modulation signal. Generating a slave logical signal on the electrical bus in the form of a current signal. Reading the slave logical signal by sampling the magnitude of the current signal on the electrical bus, wherein magnitude of the current on the electrical bus is sampled at a point in the bit time when the voltage on the electrical bus has remained constant for a period longer than the shortest time that the voltage remains at any level during the bit time.Type: ApplicationFiled: August 22, 2008Publication date: June 9, 2011Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Philippe Lance, Valerie Bernon-Enjalbert, Thierry Cassagnes
-
Publication number: 20110121858Abstract: A buffer apparatus for a communications bus comprises a driver circuit having an output. An amplifier circuit having an input is coupled to the output of the driver circuit. The driver circuit is arranged to generate, when in use, a drive signal having a waveform that comprises a step therein so as to substantially suppress generation by the amplifier circuit of a portion of an oscillation of an output signal.Type: ApplicationFiled: July 31, 2008Publication date: May 26, 2011Inventors: Thierry Cassagnes, Valerie Bernon-Enjalbert, Philippe Lance, Matthijs Pardoen
-
Publication number: 20110093739Abstract: A differential communication bus comprising a master module and a plurality of slave modules connected to at least first and second conductors whereby to communicate between the master and slave modules. The master module comprises a driver for applying first and second voltages respectively to the first and second conductors and for sourcing and sinking currents in the first and second conductors. The driver controls a difference between the first and second voltages and a common mode value of the first and second voltages. The driver includes first sourcing and sinking current limiters and second sourcing and sinking current limiters for limiting the currents in the first and second conductors. The master module is selectively responsive to a fault condition triggering simultaneous activation of the first and second sourcing current limiters or of the first and second sinking current limiters to disable the driver.Type: ApplicationFiled: June 30, 2008Publication date: April 21, 2011Applicant: Freescale Semiconductor, Inc.Inventors: Valerie Bernon-Enjalbert, Thierry Cassagnes, Philippe Lance
-
Publication number: 20100283444Abstract: A system comprises a voltage regulator operably coupled to an external component, a voltage regulator reset circuit and at least one functional element supplied with a voltage by the voltage regulator. The voltage regulator reset circuit is arranged to repetitively reset the voltage regulator upon disconnection of the external component.Type: ApplicationFiled: January 18, 2006Publication date: November 11, 2010Applicant: Freescale Semiconductor, Inc.Inventors: Arlette Marty-Blavier, Philippe Lance, Stephan Ollitrault, Yean Ling Teo