Patents by Inventor Pidugu L. Narayana
Pidugu L. Narayana has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6907539Abstract: An apparatus comprising a first delay circuit. The first delay circuit may be configured to present a data delayed signal having one of a plurality of delay times. The plurality of delay times may provide a user configurable setup/hold time.Type: GrantFiled: June 13, 2000Date of Patent: June 14, 2005Assignee: Cypress Semiconductor Corp.Inventors: Padma S. Nagarasa, Pidugu L. Narayana, Beng-Ghee Teh
-
Patent number: 6675336Abstract: An apparatus comprising a first circuit and a second circuit. The first circuit generally comprises a first built in self test (BIST) circuit configured to test the first circuit. The second circuit generally comprises a second BIST circuit configured to test the second circuit. The second circuit may not be adjacent to the first circuit.Type: GrantFiled: June 13, 2000Date of Patent: January 6, 2004Assignee: Cypress Semiconductor Corp.Inventors: Sangeeta Thakur, Emad Hamadeh, Pidugu L. Narayana
-
Patent number: 6628171Abstract: An apparatus comprising an oscillator circuit and a logic circuit. The oscillator circuit may be configured to present an output signal having a frequency in response to (i) a reference signal, (ii) a control signal and (iii) the output signal. The logic circuit may be configured to present the control signal in response to (i) the output signal and (ii) the reference signal. In one example, the logic circuit may disable the oscillator when the output signal oscillates outside a predetermined range.Type: GrantFiled: January 23, 2001Date of Patent: September 30, 2003Assignee: Cypress Semiconductor Corp.Inventors: Richard Chou, Pidugu L. Narayana, Paul H. Scott
-
Patent number: 6526470Abstract: A circuit comprising (i) one or more input paths, (ii) one or more output paths, and (iii) one or more switch circuits. The switch circuits may be configured to connect one or more of said input paths to one or more of said output data in response to one or more control signals. The present invention may be used to read and/or write data in one or more modes of operation such as 9-Bit Big Endian Write, 9-bit Little Endian Write, 18-bit Big Endian Write, 18-bit Little Endian Write, a 36-bit Write, 9-Bit Big Endian Read, 9-bit Little Endian Read, 18-bit Big Endian Read, 18-bit Little Endian Read, 36-bit Read or other mode.Type: GrantFiled: September 17, 1999Date of Patent: February 25, 2003Assignee: Cypress Semiconductor Corp.Inventors: Daniel Eric Cress, Pidugu L. Narayana, Sangeeta Thakur
-
Patent number: 6489805Abstract: A circuit comprising a clock generator and a state machine. The clock generator may be configured to generate an output clock signal in response to (i) a first enable signal and (ii) a second enable signal. The state machine may be configured to generate the second enable signal in response to a first and a second control signal.Type: GrantFiled: November 17, 1999Date of Patent: December 3, 2002Assignee: Cypress Semiconductor Corp.Inventors: Johnie Au, Pidugu L. Narayana, Sangeeta Thakur
-
Publication number: 20020171452Abstract: A circuit comprising a clock generator and a state machine. The clock generator may be configured to generate an output clock signal in response to (i) a first enable signal and (ii) a second enable signal. The state machine may be configured to generate the second enable signal in response to a first and a second control signal.Type: ApplicationFiled: November 17, 1999Publication date: November 21, 2002Inventors: JOHNIE AU, PIDUGU L. NARAYANA, SANGEETA THAKUR
-
Patent number: 6400642Abstract: An apparatus comprising a first memory, a second memory, a control circuit and a flag circuit. The first and second memories may each be configured to store data received from a first data input and present data to a first data output. The control circuit may be configured to control data stored in response to a write clock and control data presented in response to a read clock. The flag circuit may be configured to generate one or more composite flags in response to the first memory and the second memory.Type: GrantFiled: March 24, 2000Date of Patent: June 4, 2002Assignee: Cypress Semiconductor Corp.Inventors: Rakesh Mehrotra, Pidugu L. Narayana
-
Patent number: 6377071Abstract: An apparatus comprising a first circuit, a second circuit and a third circuit. The first circuit may be configured to generate (i) one or more first enable signals and (ii) one or more first flag signals in response to a first clock signal and a second enable signal. The second circuit may be configured to generate a second flag signal in response to (i) the one or more first enable signals, (ii) the one or more first control signals, (iii) a second clock signal, and (iv) a pulse signal. The third circuit may be configured to generate the pulse signal in response to (i) a third clock signal and (ii) the one or more first flag signals.Type: GrantFiled: March 31, 2000Date of Patent: April 23, 2002Assignee: Cypress Semiconductor Corp.Inventors: Bo Wang, Pidugu L. Narayana
-
Patent number: 6366979Abstract: A memory circuit that allows for short retransmit recovery times by implementing a read cache memory in a FIFO device. A circuit comprising a memory array, a cache memory and a logic circuit. The memory array includes a read pointer, a write pointer and a plurality of memory rows. The cache memory is configured to store one or more memory data bits. The logic circuit is further configured to control the output of the circuit by presenting either (i) an output from the memory array or (ii) an output from the cache memory.Type: GrantFiled: December 16, 1997Date of Patent: April 2, 2002Assignee: Cypress Semiconductor Corp.Inventors: Pidugu L. Narayana, Daniel Eric Cress, Ping Wu
-
Patent number: 6292013Abstract: A circuit and method comprising a multiplexer circuit, a select circuit and a buffer circuit. The multiplexer circuit may be configured to present a data bit in response to a first control signal. The select circuit may be configured to generate one or more first outputs in response to (i) the data bit and (ii) one or more first select signals. The buffer circuit may be configured to present one or more second outputs on a data bus in response to (i) the one or more first outputs and (ii) one or more second control signals. One of the second outputs may have a data state and the rest of the second outputs may have a high impedance state. The first and select signals may be generated by a logic circuit.Type: GrantFiled: September 15, 1999Date of Patent: September 18, 2001Assignee: Cypress Semiconductor Corp.Inventors: Daniel Eric Cress, Derrick Savage, Pidugu L. Narayana
-
Patent number: 6240031Abstract: An apparatus comprising a first memory and a second memory. The first memory may be configured read and write words from a data stream comprising a plurality of words in response to (i) a first read enable signal and (ii) a first write enable signal. The second memory may be configured to read and write words from the data stream in response to (i) a second read enable signal and (ii) a second write enable signal. The first and second memories may be configured to read and write alternate words of the data stream.Type: GrantFiled: March 24, 2000Date of Patent: May 29, 2001Assignee: Cypress Semiconductor Corp.Inventors: Rakesh Mehrotra, Pidugu L. Narayana
-
Patent number: 6177843Abstract: An apparatus comprising an oscillator circuit and a logic circuit. The oscillator circuit may be configured to present an output signal having a frequency in response to (i) a reference signal, (ii) a control signal and (iii) the output signal. The logic circuit may be configured to present the control signal in response to (i) the output signal and (ii) the reference signal. In one example, the logic circuit may disable the oscillator when the output signal oscillates outside a predetermined range.Type: GrantFiled: May 26, 1999Date of Patent: January 23, 2001Assignee: Cypress Semiconductor Corp.Inventors: Richard Chou, Pidugu L. Narayana, Paul H. Scott
-
Patent number: 6070203Abstract: An efficient design to generate a programmable almost empty or programmable almost full flags. The present invention accomplishes this by efficiently evaluating the read count minus write count plus a user programmed offset being greater than or equal to zero for the programmable almost empty flag generation. Similarly, evaluating write count minus the read count plus the user programmed offset minus the size of the FIFO is greater than or equal to zero for the programmable almost full flag generation. The counters in the FIFO count from 0 to twice the size of the FIFO minus one and the user programmed offset can be between 0 to the size of the FIFO minus one. The offset has one less bit than the read and write counters. The processing block masks out the higher order bits of the Offset input based on the size of the FIFO. The first stage performs the bit wise addition of the offset, read counter and write counter inputs without any carry chain propagation.Type: GrantFiled: November 30, 1998Date of Patent: May 30, 2000Assignee: Cypress Semiconductor Corp.Inventors: Andrew L. Hawkins, Pidugu L. Narayana
-
Patent number: 6055177Abstract: A circuit that may be used as a memory cell that may be capable of a differential write and a single ended read. The circuit generally comprises a memory storage element having a write bitline, a complement write bitline and a read bitline. One or more first gates may be configured to pass data on the write bitline and the inverted write bitline during a write operation. The write operation may occur in response to a write control signal. A second gate may be configured to pass data on from the storage element to the read bitline in response to read control signal. As a result, the circuit may be written by both the write bitline and the complement write bitline and may be read by the read bitline.Type: GrantFiled: June 26, 1998Date of Patent: April 25, 2000Assignee: Cypress Semiconductor Corp.Inventors: Pidugu L. Narayana, Daniel E. Cress, Andrew L. Hawkins, Derrick Savage
-
Patent number: 6023435Abstract: A circuit and method for staggering a bitline precharge between particular sections of a memory array. The present invention may be implemented in memories having increasing depths to reduce unacceptably high precharge current requirements associated with high bitline loads. Since the particular memory sections of the memory array are turned on independently, the peak current necessary to charge the particular bitlines is limited. The present invention may be implemented in logic and may therefore be less sensitive to process and temperature variations.Type: GrantFiled: December 22, 1997Date of Patent: February 8, 2000Assignee: Cypress Semiconductor Corp.Inventors: Pidugu L. Narayana, Daniel E. Cress, Andrew L. Hawkins
-
Patent number: 6016403Abstract: A state machine for generating a flag that represents the fullness of a FIFO buffer is disclosed. The present invention generates a set of next state variables that are derived generally from a combination of three previous state variables and three additional inputs representing an internally generated look-ahead flag, an external write clock and an external read clock. The next state variables are derived specifically from a product of the previous state variables and complement signals of the previous state variables. The full flag is generated using digital logic decoding techniques that manipulate inputs from the three next state variables, a read clock signal and a write clock signal and a look-ahead decoded internal full flag signal. An empty flag can be generated by switching the read and write clock inputs and changing the look-ahead decoded internal full flag to a look-ahead decoded internal empty flag.Type: GrantFiled: August 14, 1997Date of Patent: January 18, 2000Assignee: Cypress Semiconductor Corp.Inventors: Andrew L. Hawkins, Pidugu L. Narayana
-
Patent number: 5994920Abstract: The invention concerns an asynchronous state machine with a programmable tSKEW which may be used to generate a half-empty and half-full flags in a synchronous FIFO buffer. The present invention may reduce the delay associated in producing the half-full or half-empty flags from a typical eight gate delays, to as little as no gate delays. The reduction may be accomplished by using a first state machine which can make an internal flag go low, or active, and a second state machine which can make the internal flag go high, or inactive. The functioning of the first and second state machines may be controlled by a blocking logic. The output of each of the state machines may be stored in a latch. The output of the latch may be presented to an input of the blocking logic, which may be used by the blocking logic to control the activity of the state machines.Type: GrantFiled: October 22, 1997Date of Patent: November 30, 1999Assignee: Cypress Semiconductor Corp.Inventors: Pidugu L. Narayana, Andrew L. Hawkins
-
Patent number: 5991834Abstract: A state machine design which can be used to realize extremely short flag generation delays. The present invention also realizes the benefit of having an extremely high MTBF. The present invention generates a set of next state variables that are generated from a combination of three previous state variables and three additional inputs representing a logical "OR" of a read half-full and write half-full flag WRH, an external write clock input, and an external read clock input. The next state variables are derived from a product of the previous state variables, a complement signal of the previous state variables, and the signal WRH. The half-full flag is generated using digital logic decoding techniques that manipulate inputs from the three next state variables, a read clock signal and a write clock signal.Type: GrantFiled: August 31, 1998Date of Patent: November 23, 1999Assignee: Cypress Semiconductor Corp.Inventors: Andrew L. Hawkins, Pidugu L. Narayana
-
Patent number: 5963056Abstract: The present invention provides an asynchronous state machine with a programmable tSKEW that is used to generate an empty and full flag in a synchronous FIFO buffer. The present invention reduces the delay associated in producing the full or empty flags from a typical eight gate delays, to as little as no gate delays. The present invention accomplishes this by using a set state machine which can only make an internal flag go low, or active, and a reset state machine which can only make the internal flag go high, or inactive. The functioning of the set state machine and the reset state machine is controlled by a blocking logic. The output of each of the state machines is stored in a latch. The output of the latch is presented to an input of the blocking logic, which is used by the blocking logic to control the activity of the state machines.Type: GrantFiled: June 11, 1996Date of Patent: October 5, 1999Assignee: Cypress Semiconductor Corp.Inventors: Pidugu L. Narayana, Andrew L. Hawkins
-
Patent number: 5955897Abstract: The present invention provides a circuit and method for manipulating the least significant bit (LSB) of the read and write count signal to generate a glitch free mutually non-exclusive decoder output. The present invention can be used to generate a logic to eliminate glitches in the inputs to a full/empty flag generator, an almost full/almost empty flag generator or a half-full/half-empty flag generator. The circuit can be extended to generate the logic to eliminate glitches in either direction as the count signals move across a boundary change in a half-full flag generation circuit.Type: GrantFiled: July 21, 1997Date of Patent: September 21, 1999Assignee: Cypress Semiconductor Corp.Inventors: Pidugu L. Narayana, Andrew L. Hawkins