Patents by Inventor Pier Andrea Francese
Pier Andrea Francese has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11271550Abstract: A synchronous divider circuit with time-synchronized outputs. The synchronous divider circuit includes a plurality of divider stages including each a D-flip-flop circuit and a respective retiming flip-flop circuit, wherein an output terminal of the retiming flip-flop circuit of a current divider stage is connected to an input of the D-flip-flop circuit of a next divider stage, and wherein the current divider stage includes an additional retiming flip-flop circuit, wherein the output terminal of the retiming flip-flop circuit of the current divider stage is connected to an input terminal of the additional retiming flip-flop circuit of the current divider stage, so that an output signal of the additional retiming flip-flop circuit of the current divider stage and an output terminal of the retiming flip-flop circuit of the next divider stage are time-synchronized with respect to each other.Type: GrantFiled: April 27, 2021Date of Patent: March 8, 2022Assignee: International Business Machines CorporationInventors: Marcel A. Kossel, Pier Andrea Francese, Mridula Prathapan, Abdullah Serdar Yonar
-
Patent number: 11201767Abstract: Embodiments are directed to continuous time linear equalization including a low frequency equalization circuit which maintains DC gain. A first all-pass filter is coupled to an integrated filter, the integrated filter having a low-pass filter and a second all-pass filter. A high-pass filter is coupled to the first all-pass filter and the integrated filter, a differential input terminal being coupled to the first all-pass filter, the integrated filter, and the high-pass filter, where a differential output terminal is coupled to the high-pass filter.Type: GrantFiled: May 26, 2021Date of Patent: December 14, 2021Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Erik English, Chad Andrew Marquart, Pier Andrea Francese
-
Patent number: 11095487Abstract: A method of operating a wireline receiver. The receiver may include a front-end comparator and a feedback controller. The method may include providing, by the front-end comparator, a symbol signal by processing a received electrical input signal according to a tunable timing characteristic of the front-end comparator. The method may further include adapting, by the feedback controller, the processing of the input signal to match a predetermined processing criterion by tuning the timing characteristic based on the symbol signal.Type: GrantFiled: April 16, 2020Date of Patent: August 17, 2021Assignee: International Business Machines CorporationInventors: Abdullah Serdar Yonar, Pier Andrea Francese, Marcel A. Kossel
-
Patent number: 11057039Abstract: The present disclosure relates to a method for quadrature error correction using a frequency divider circuit. The method comprises delaying input of data to master input terminals and/or slave input terminals of the frequency divider circuit for correcting a quadrature error between the in-phase and quadrature-phase output signals.Type: GrantFiled: October 26, 2020Date of Patent: July 6, 2021Assignee: International Business Machines CorporationInventors: Marcel A. Kossel, Vishal Khatri, Pier Andrea Francese, Matthias Braendli
-
Publication number: 20210175892Abstract: Systems and methods directed to a quantum processing apparatus are provided. The apparatus comprises M solid-state qubits, where M>1, and control electronics, which are connected to the solid-state qubits. The control electronics comprise one or more qubit readout circuits, where each of the qubit readout circuits is connected to at least one of the solid-state qubits and comprises a downsampling analog-to-digital converter (hereafter DSADC). Each DSADC is configured to downsample analog signals obtained from the at least one of the solid-state qubits. Such a DSADC operates in the nth Nyquist zone of the spectrum of the analog signals obtained, so as to down-convert such analog signals from the nth Nyquist zone to the mth Nyquist zone of the spectrum, where n>m?1, prior to sampling the analog signals to convert them into digital signals, in operation. One or more embodiments of the invention are further directed to a related method of operating such a quantum processing apparatus.Type: ApplicationFiled: December 1, 2020Publication date: June 10, 2021Inventors: Peter Mueller, Thomas Morf, Pier Andrea Francese, Marcel A. Kossel
-
Publication number: 20210073317Abstract: A method, computer system, and computer program product of performing a matrix convolution on a multidimensional input matrix for obtaining a multidimensional output matrix. The matrix convolution may include a set of dot product operations for obtaining all elements of the output matrix. Each dot product operation of the set of dot product operations may include an input submatrix of the input matrix and at least one convolution matrix. The method may include providing a memristive crossbar array configured to perform a vector matrix multiplication. A subset of the set of dot product operations may be computed by storing the convolution matrices of the subset of dot product operations in the crossbar array and inputting to the crossbar array one input vector comprising all distinct elements of the input submatrices of the subset.Type: ApplicationFiled: September 5, 2019Publication date: March 11, 2021Inventors: Martino Dazzi, Pier Andrea Francese, Abu Sebastian, Manuel Le Gallo-Bourdeau, Evangelos Stavros Eleftheriou
-
Publication number: 20210033648Abstract: Embodiments of the invention are directed to a current sensor that includes a current controlled oscillator circuit configured to receive an input current and to provide an output signal having an output frequency which is dependent on the input current. The current sensor further includes a feedforward circuit configured to adapt a reference voltage of the current controlled oscillator in dependence on an instantaneous current value of the input current.Type: ApplicationFiled: July 29, 2019Publication date: February 4, 2021Inventors: Riduan Khaddam-Aljameh, Pier Andrea Francese
-
Publication number: 20200371982Abstract: The present disclosure relates to a method for implementing processing elements in a chip card such that the processing elements can communicate data between each other in order to perform a computation task, wherein the data communication requires each processing element to have a respective number of connections to other processing elements. The method comprises: providing a complete graph with an even number of nodes that is higher than the maximum of the numbers of connections by one or two. If the number of processing elements is higher that the number of nodes of the graph, the graph may be duplicated and the duplicated graphs may be combined into a combined graph. A methodology for placing and connecting the processing elements may be determined in accordance with the structure of nodes of a resulting graph, the resulting graph being the complete graph or the combined graph.Type: ApplicationFiled: May 24, 2019Publication date: November 26, 2020Inventors: Martino Dazzi, Pier Andrea Francese, Abu Sebastian, Riduan Khaddam-Aljameh, Evangelos Stavros Eleftheriou
-
Publication number: 20200364577Abstract: Methods and apparatus are provided for training an artificial neural network having a succession of neuron layers with interposed synaptic layers each having a respective set of N-bit fixed-point weights {w} for weighting signals propagated between its adjacent neuron layers, via an iterative cycle of signal propagation and weight-update calculation operations. Such a method includes, for each synaptic layer, storing a plurality p of the least-significant bits of each N-bit weight w in digital memory, and storing the next n-bit portion of each weight w in an analog multiply-accumulate unit comprising an array of digital memory elements. Each digital memory element comprises n binary memory cells for storing respective bits of the n-bit portion of a weight, where n?1 and (p+n+m)=N where m?0 corresponds to a defined number of most-significant zero bits in weights of the synaptic layer.Type: ApplicationFiled: May 16, 2019Publication date: November 19, 2020Inventors: Manuel Le Gallo-Bourdeau, Riduan Khaddam-Aljameh, Lukas Kull, Pier Andrea Francese, Thomas H. Toifl, Abu Sebastian, Evangelos Stavros Eleftheriou
-
Patent number: 10831691Abstract: The present disclosure relates to a method for implementing processing elements in a chip card such that the processing elements can communicate data between each other in order to perform a computation task, wherein the data communication requires each processing element to have a respective number of connections to other processing elements. The method comprises: providing a complete graph with an even number of nodes that is higher than the maximum of the numbers of connections by one or two. If the number of processing elements is higher that the number of nodes of the graph, the graph may be duplicated and the duplicated graphs may be combined into a combined graph. A methodology for placing and connecting the processing elements may be determined in accordance with the structure of nodes of a resulting graph, the resulting graph being the complete graph or the combined graph.Type: GrantFiled: May 24, 2019Date of Patent: November 10, 2020Assignee: International Business Machines CorporationInventors: Martino Dazzi, Pier Andrea Francese, Abu Sebastian, Riduan Khaddam-Aljameh, Evangelos Stavros Eleftheriou
-
Patent number: 10826810Abstract: A method and apparatus in a receiver to determine if a high speed communication link is in an idle mode or in an active mode. Signals during the idle mode are of lower amplitude and lower frequency compared to amplitude and frequency in the active mode. A signal detector in the receiver determines if the high speed communication link has transitioned from idle mode to active mode and, if so, wakes up high power circuitry in the receiver to receive data.Type: GrantFiled: September 30, 2019Date of Patent: November 3, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Yang You, Pier Andrea Francese, Glen Wiedemeier, Daniel M. Dreps, Chad Andrew Marquart
-
Patent number: 10777253Abstract: A memory array comprises a data block comprising N serially connected cells. Each cell of the cells comprises a memory element storing a respective bit of the word, a charge adding unit and a switching logic. The last cell of the cells is further configured to receive a sequence of M bits. The memory array further comprises an output block serially connected to the data block. The output block comprises a result accumulation unit. The memory array is configured to operate in accordance with a 3-phase clocking scheme having a sequence of M groups of clock cycles associated with the respective sequence of M bits. The memory array is configured such that a successive and repetitive application of the three phases enables an application of a phase during each clock cycle of the M groups.Type: GrantFiled: April 16, 2019Date of Patent: September 15, 2020Assignee: International Business Machines CorporationInventors: Riduan Khaddam-Aljameh, Manuel Le Gallo-Bourdeau, Abu Sebastian, Evangelos Stavros Eleftheriou, Pier Andrea Francese
-
Patent number: 10742026Abstract: Aspects of the invention provide for an electrostatic protection device for protecting an input port of an electronic circuit. The electrostatic protection device includes a stacked coil assembly with four ports. The electrostatic protection device further includes a human body model ESD protection circuit, a charge device model ESD protection circuit, and an impedance matching circuit. The human body model ESD protection circuit, the charge device model ESD protection circuit, and the impedance matching circuit are connected to separate ports selected from the four ports.Type: GrantFiled: February 7, 2018Date of Patent: August 11, 2020Assignee: International Business Machines CorporationInventors: Pier Andrea Francese, Thomas Morf
-
Patent number: 10720994Abstract: A system and method for a high-speed transmitter comprising a precoder configured to receive a sequence of input symbols and to generate for each received symbol a respective recoded symbol is disclosed. The transmitter includes a recoding unit configured for recoding each current received PAM-M based on the recoded symbol immediately preceding the current recoded symbol at the recoding unit, a shift unit configured for determining a shift value for each current received symbol from the recoding unit based on the symbol received from the recoding unit and immediately preceding the current symbol at the shift unit; and Feed-Forward Equalizer unit for applying the shift values to the respective symbols received from the recoding unit to generate a corresponding sequence of output symbols to be transmitted in an output stream.Type: GrantFiled: February 11, 2019Date of Patent: July 21, 2020Assignee: International Business Machines CorporationInventors: Alessandro Cevrero, Pier Andrea Francese, Marcel A. Kossel, Christian I. Menolfi, Ilter Özkaya, Thomas H. Toifl
-
Patent number: 10673660Abstract: The present invention relates to a continuous time linear equalizer comprising a first signal path comprising a high pass filter and a first controllable transconductance unit and a second signal path comprising a second controllable transconductance unit. The continuous time linear equalizer comprises a summation node configured to receive complementary current summation signals of the first transconductance unit and the second transconductance unit. The high pass filter comprises a first port configured to receive an input signal, a second port coupled to a control port of the first transconductance unit and a third port coupled to the summation node. The invention is notably also directed to a corresponding method and a corresponding design structure.Type: GrantFiled: July 19, 2019Date of Patent: June 2, 2020Assignee: International Business Machines CorporationInventors: Pier Andrea Francese, Ilter Oezkaya, Alessandro Cevrero
-
Patent number: 10541691Abstract: A bang-bang phase detector includes set-reset latch, pulse generator, flip-flop, and pulse-width extension circuits. The set-reset latch circuit has set and reset inputs receiving input signals, and a latch output providing a latch output signal whose state varies in dependence on phases of the input signals. The pulse generator circuit generates sampling pulses at timings dependent on phase of an input signal. The flip-flop circuit has a data input, a clock input connected to the pulse generator circuit receiving the sampling pulses, and an output providing a detector output signal whose state distinguishes positive and negative phase differences between input signals. The pulse-width extension circuit connects between the latch output and data input of the flip-flop circuit, and extends width of pulses of a polarity in the latch output signal to extend range of input signal phase differences over which the detector output signal distinguishes positive and negative phase differences.Type: GrantFiled: February 25, 2019Date of Patent: January 21, 2020Assignee: International Business Machines CorporationInventors: Marcel A. Kossel, Pier Andrea Francese, Thomas H. Toifl
-
Publication number: 20190342128Abstract: The present invention relates to a continuous time linear equalizer comprising a first signal path comprising a high pass filter and a first controllable transconductance unit and a second signal path comprising a second controllable transconductance unit. The continuous time linear equalizer comprises a summation node configured to receive complementary current summation signals of the first transconductance unit and the second transconductance unit. The high pass filter comprises a first port configured to receive an input signal, a second port coupled to a control port of the first transconductance unit and a third port coupled to the summation node. The invention is notably also directed to a corresponding method and a corresponding design structure.Type: ApplicationFiled: July 19, 2019Publication date: November 7, 2019Inventors: Pier Andrea Francese, Ilter Oezkaya, Alessandro Cevrero
-
Patent number: 10397027Abstract: The present invention relates to a continuous time linear equalizer comprising a first signal path comprising a high pass filter and a first controllable transconductance unit and a second signal path comprising a second controllable transconductance unit. The continuous time linear equalizer comprises a summation node configured to receive complementary current summation signals of the first transconductance unit and the second transconductance unit. The high pass filter comprises a first port configured to receive an input signal, a second port coupled to a control port of the first transconductance unit and a third port coupled to the summation node. The invention is notably also directed to a corresponding method and a corresponding design structure.Type: GrantFiled: September 26, 2017Date of Patent: August 27, 2019Assignee: International Business Machines CorporationInventors: Pier Andrea Francese, Ilter Oezkaya, Alessandro Cevrero
-
Publication number: 20190245345Abstract: Aspects of the invention provide for an electrostatic protection device for protecting an input port of an electronic circuit. The electrostatic protection device includes a stacked coil assembly with four ports. The electrostatic protection device further includes a human body model ESD protection circuit, a charge device model ESD protection circuit, and an impedance matching circuit. The human body model ESD protection circuit, the charge device model ESD protection circuit, and the impedance matching circuit are connected to separate ports selected from the four ports.Type: ApplicationFiled: February 7, 2018Publication date: August 8, 2019Inventors: Pier Andrea Francese, Thomas Morf
-
Publication number: 20190173586Abstract: A system and method for a high-speed transmitter comprising a precoder configured to receive a sequence of input symbols and to generate for each received symbol a respective recoded symbol is disclosed. The transmitter includes a recoding unit configured for recoding each current received PAM-M based on the recoded symbol immediately preceding the current recoded symbol at the recoding unit, a shift unit configured for determining a shift value for each current received symbol from the recoding unit based on the symbol received from the recoding unit and immediately preceding the current symbol at the shift unit; and Feed-Forward Equalizer unit for applying the shift values to the respective symbols received from the recoding unit to generate a corresponding sequence of output symbols to be transmitted in an output stream.Type: ApplicationFiled: February 11, 2019Publication date: June 6, 2019Inventors: Alessandro Cevrero, Pier Andrea Francese, Marcel A. Kossel, Christian I. Menolfi, Ilter Özkaya, Thomas H. Toifl