Patents by Inventor Pier Andrea Francese
Pier Andrea Francese has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20190097845Abstract: The present invention relates to a continuous time linear equalizer comprising a first signal path comprising a high pass filter and a first controllable transconductance unit and a second signal path comprising a second controllable transconductance unit. The continuous time linear equalizer comprises a summation node configured to receive complementary current summation signals of the first transconductance unit and the second transconductance unit. The high pass filter comprises a first port configured to receive an input signal, a second port coupled to a control port of the first transconductance unit and a third port coupled to the summation node. The invention is notably also directed to a corresponding method and a corresponding design structure.Type: ApplicationFiled: September 26, 2017Publication date: March 28, 2019Inventors: Pier Andrea Francese, Ilter Oezkaya, Alessandro Cevrero
-
Patent number: 10205525Abstract: A system and method for a high-speed transmitter comprising a precoder configured to receive a sequence of input symbols and to generate for each received symbol a respective recoded symbol is disclosed. The transmitter includes a recoding unit configured for recoding each current received PAM-M based on the recoded symbol immediately preceding the current recoded symbol at the recoding unit, a shift unit configured for determining a shift value for each current received symbol from the recoding unit based on the symbol received from the recoding unit and immediately preceding the current symbol at the shift unit; and Feed-Forward Equalizer unit for applying the shift values to the respective symbols received from the recoding unit to generate a corresponding sequence of output symbols to be transmitted in an output stream.Type: GrantFiled: November 30, 2017Date of Patent: February 12, 2019Assignee: International Business Machines CorporationInventors: Alessandro Cevrero, Pier Andrea Francese, Marcel A. Kossel, Christian I. Menolfi, Ilter Özkaya, Thomas H. Toifl
-
Patent number: 10142090Abstract: Octagonal phase rotator apparatus is provided for producing an output signal that is phase dependent on a digital control code. The apparatus includes an I-mixer, a Q-mixer, and first and second IQ-mixers. The I-mixer is responsive to I-control bits of the digital control code. The Q-mixer is responsive to Q-control bits of the digital control code. The first and second IQ-mixers are respectively responsive to one or more IQ1-control bits and one or more IQ2-control bits of the digital control code. The I-mixer comprises an I-DAC for steering current between a positive phase IP and a negative phase IN of an in-phase (I) signal wherein the one or more I-control bits control switching of a first current unit between IP and IN, and a set of amplifiers for weighting the phases IP and IN, in dependence on current steered to each phase by the I-DAC, to produce a weighted I-signal.Type: GrantFiled: September 13, 2017Date of Patent: November 27, 2018Assignee: International Business Machines CorporationInventors: Alessandro Cevrero, Pier Andrea Francese, Ilter Özkaya, Thomas H. Toifl
-
Patent number: 9628302Abstract: A decision-feedback equalizer for use in a receiving unit for receiving an incoming data stream and for providing a stream of bit data outputs, including at least one decision-feedback equalizer block comprising a plurality of speculation units. Each speculation unit includes a dynamic preamplifier for asynchronously amplifying a voltage difference depending on an input voltage of the incoming data stream and a given threshold voltage; and an arrangement for selectively generating a transconductor current which depends on the amplified voltage difference. Also included is one dynamic regenerator for associating an output data bit to the selectively generated transconductor current.Type: GrantFiled: May 21, 2015Date of Patent: April 18, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Pier Andrea Francese
-
Patent number: 9584346Abstract: A decision-feedback equalizer for use in a receiver unit for receiving an incoming data stream and for providing a stream of bit data outputs includes a plurality of asynchronous comparators and a fastest decision detector unit operatively coupled with the asynchronous comparators. Each of the asynchronous comparators is configured to receive an input signal and to directly provide a comparison result output in an asynchronous manner. The fastest decision detector unit is configured for receiving at least a subset of the respective comparison result outputs of the asynchronous comparators and for forwarding the comparison result of one of the asynchronous comparators towards the output of the decision-feedback equalizer. The fastest decision detector unit is configured to select a given one of the asynchronous comparators as one which firstly provided its comparison result output.Type: GrantFiled: July 15, 2015Date of Patent: February 28, 2017Assignee: International Business Machines CorporationInventor: Pier Andrea Francese
-
Patent number: 9577607Abstract: Embodiments relate to peaking inductor array for a peaking control unit of a transceiver. An aspect includes the peaking inductor array comprising a plurality of cells connected in parallel, each cell comprising a respective active inductor. Another aspect includes each of the plurality of cells further comprising a decoupling capacitor.Type: GrantFiled: August 3, 2015Date of Patent: February 21, 2017Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Pier Andrea Francese, Mangal Prasad, Hung H. Tran, Xiaobin Yuan
-
Publication number: 20170040974Abstract: Embodiments relate to peaking inductor array for a peaking control unit of a transceiver. An aspect includes the peaking inductor array comprising a plurality of cells connected in parallel, each cell comprising a respective active inductor. Another aspect includes each of the plurality of cells further comprising a decoupling capacitor.Type: ApplicationFiled: August 3, 2015Publication date: February 9, 2017Inventors: Pier Andrea Francese, Mangal Prasad, Hung H. Tran, Xiaobin Yuan
-
Publication number: 20170019276Abstract: A decision-feedback equalizer for use in a receiver unit for receiving an incoming data stream and for providing a stream of bit data outputs includes a plurality of asynchronous comparators and a fastest decision detector unit operatively coupled with the asynchronous comparators. Each of the asynchronous comparators is configured to receive an input signal and to directly provide a comparison result output in an asynchronous manner. The fastest decision detector unit is configured for receiving at least a subset of the respective comparison result outputs of the asynchronous comparators and for forwarding the comparison result of one of the asynchronous comparators towards the output of the decision-feedback equalizer. The fastest decision detector unit is configured to select a given one of the asynchronous comparators as one which firstly provided its comparison result output.Type: ApplicationFiled: July 15, 2015Publication date: January 19, 2017Inventor: Pier Andrea Francese
-
Publication number: 20160344576Abstract: A decision-feedback equalizer for use in a receiving unit for receiving an incoming data stream and for providing a stream of bit data outputs, including at least one decision-feedback equalizer block comprising a plurality of speculation units. Each speculation unit includes a dynamic preamplifier for asynchronously amplifying a voltage difference depending on an input voltage of the incoming data stream and a given threshold voltage; and an arrangement for selectively generating a transconductor current which depends on the amplified voltage difference. Also included is one dynamic regenerator for associating an output data bit to the selectively generated transconductor current.Type: ApplicationFiled: May 21, 2015Publication date: November 24, 2016Inventor: Pier Andrea Francese
-
Patent number: 9473330Abstract: A continuous time linear equalizer and method of operation. The equalizer includes circuitry configured to provide a high-pass transfer function having a peaking frequency to equalize an input signal into an output signal. The circuitry includes an input gain stage configured to receive an input signal and to provide a gain; and an active peaking stage configured to set the gain at a peaking frequency. A bandwidth extension unit is configured to shift the peaking frequency of the continuous time linear equalizer to a higher frequency.Type: GrantFiled: June 5, 2015Date of Patent: October 18, 2016Assignee: International Business Machines CorporationInventor: Pier Andrea Francese
-
Patent number: 9467313Abstract: A continuous-time linear equalizer for use in a receiving unit of a high-speed data transmission system for receiving an input signal includes a signal line configured to provide an equalized output voltage, and an active peaking control unit, including a predetermined first number of active peaking transistors each coupled between the signal line and a power supply rail; a peaking resistor that couples gate terminals of each of the active peaking transistors to the signal line; and a first number of first setting switches each associated with each of the first number of active peaking transistors to activate a predetermined number of the first number of transistors according to first setting signals.Type: GrantFiled: June 22, 2015Date of Patent: October 11, 2016Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: John F. Bulzacchelli, Pier Andrea Francese, Yong Liu, Thomas H. Toifl
-
Patent number: 9288085Abstract: A continuous-time linear equalizer for use in a receiving unit of a high-speed data transmission system for receiving an input signal includes a signal line configured to provide an equalized output voltage, and an active peaking control unit, including a predetermined first number of active peaking transistors each coupled between the signal line and a power supply rail; a peaking resistor that couples gate terminals of each of the active peaking transistors to the signal line; and a first number of first setting switches each associated with each of the first number of active peaking transistors to activate a predetermined number of the first number of transistors according to first setting signals.Type: GrantFiled: March 26, 2015Date of Patent: March 15, 2016Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: John F. Bulzacchelli, Pier Andrea Francese, Yong Liu, Thomas H. Toifl
-
Patent number: 9252785Abstract: Clock recovery for a data receiving unit is disclosed. Clock recovery can include obtaining an early/late signal from an incoming data stream. The early/late signal indicates if a set of one or more data samples of the incoming data stream tends to be earlier or later than an edge of a phase-rotated clock signal provided depending on a phase offset value. Clock recovery can include updating a phase rotation counter value in response to the early/late signal. Clock recovery can include determining the phase offset value depending on a rounded phase rotation counter value. The phase offset value can be further determined by selecting one of a set of options including maintaining, increasing, or decreasing the rounded phase rotation counter value. The selecting is performed depending on the early/late signal and depending on the phase rotation counter value.Type: GrantFiled: November 19, 2014Date of Patent: February 2, 2016Assignee: International Business Machines CorporationInventors: Peter Buchmann, Pier Andrea Francese, Thomas H. Toifl
-
Publication number: 20150312064Abstract: A continuous-time linear equalizer for use in a receiving unit of a high-speed data transmission system for receiving an input signal includes a signal line configured to provide an equalized output voltage, and an active peaking control unit, including a predetermined first number of active peaking transistors each coupled between the signal line and a power supply rail; a peaking resistor that couples gate terminals of each of the active peaking transistors to the signal line; and a first number of first setting switches each associated with each of the first number of active peaking transistors to activate a predetermined number of the first number of transistors according to first setting signals.Type: ApplicationFiled: June 22, 2015Publication date: October 29, 2015Inventors: John F. Bulzacchelli, Pier Andrea Francese, Yong Liu, Thomas H. Toifl
-
Publication number: 20150295736Abstract: A continuous-time linear equalizer for use in a receiving unit of a high-speed data transmission system for receiving an input signal includes a signal line configured to provide an equalized output voltage, and an active peaking control unit, including a predetermined first number of active peaking transistors each coupled between the signal line and a power supply rail; a peaking resistor that couples gate terminals of each of the active peaking transistors to the signal line; and a first number of first setting switches each associated with each of the first number of active peaking transistors to activate a predetermined number of the first number of transistors according to first setting signals.Type: ApplicationFiled: March 26, 2015Publication date: October 15, 2015Inventors: John F. Bulzacchelli, Pier Andrea Francese, Yong Liu, Thomas H. Toifl
-
Publication number: 20150146830Abstract: Clock recovery for a data receiving unit is disclosed. Clock recovery can include obtaining an early/late signal from an incoming data stream, wherein the early/late signal indicates if a set of one or more data samples of the incoming data stream tends to be earlier or later than an edge of a phase-rotated clock signal provided depending on a phase offset value. Clock recovery can include updating a phase rotation counter value in response to the early/late signal. Clock recovery can include determining the phase offset value depending on a rounded phase rotation counter value. The phase offset value can be further determined by selecting one of a set of options including maintaining, increasing, or decreasing the rounded phase rotation counter value, wherein the selecting is performed depending on the early/late signal and depending on the phase rotation counter value.Type: ApplicationFiled: November 19, 2014Publication date: May 28, 2015Inventors: Peter Buchmann, Pier Andrea Francese, Thomas H. Toifl
-
Patent number: 8929428Abstract: Embodiments are directed to feed-forward equalization. In some embodiments, a first circuit is configured to receive a signal transmitted over a channel as a differential pair, and a second circuit is configured to mirror the signal as at least a pre-cursor component comprising a first transistor of a first type of technology, a cursor component comprising a second transistor of a second type of technology, and a post-cursor component comprising a third transistor of the first type of technology.Type: GrantFiled: October 30, 2012Date of Patent: January 6, 2015Assignee: International Business Machines CorporationInventors: Pier Andrea Francese, Thomas Toifl
-
Publication number: 20140119424Abstract: Embodiments are directed to feed-forward equalization. In some embodiments, a first circuit is configured to receive a signal transmitted over a channel as a differential pair, and a second circuit is configured to mirror the signal as at least a pre-cursor component comprising a first transistor of a first type of technology, a cursor component comprising a second transistor of a second type of technology, and a post-cursor component comprising a third transistor of the first type of technology.Type: ApplicationFiled: October 30, 2012Publication date: May 1, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Pier Andrea Francese, Thomas Toifl
-
Patent number: 8405427Abstract: A circuit design configured to process a differential input signal is provided. A first floating capacitor ladder is configured to receive the positive of the differential input signal and is connected to a first switched capacitor network through phase one controlled switches. A second floating capacitor ladder configured to receive the negative of the differential input signal and is connected to a second switched capacitor network through other phase one controlled switches. A reference resistor ladder is connected to the first switched capacitor network through phase two controlled switches to provide voltage references and connected to the second switched capacitor network through other phase two controlled switches to provide the voltage references.Type: GrantFiled: July 27, 2011Date of Patent: March 26, 2013Assignee: International Business Machines CorporationInventor: Pier Andrea Francese
-
Publication number: 20130027088Abstract: A circuit design configured to process a differential input signal is provided. A first floating capacitor ladder is configured to receive the positive of the differential input signal and is connected to a first switched capacitor network through phase one controlled switches. A second floating capacitor ladder configured to receive the negative of the differential input signal and is connected to a second switched capacitor network through other phase one controlled switches. A reference resistor ladder is connected to the first switched capacitor network through phase two controlled switches to provide voltage references and connected to the second switched capacitor network through other phase two controlled switches to provide the voltage references.Type: ApplicationFiled: July 27, 2011Publication date: January 31, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: Pier Andrea Francese