Patents by Inventor Pier Cavallini
Pier Cavallini has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11290006Abstract: It is an object of one or more embodiments of the present disclosure to provide a single-inductor dual-output (SIDO), or single-inductor multiple-output (SIMO), Buck switching converter which can supply opposite polarity current to its outputs, through an inductor. It is a further object of one or more embodiments, when one output has an overshoot and the other output is below a reference, to enable discharging the overshoot output to the other output, resulting in a significant charge recycling and considerable increase in power efficiency. Still further, it is an object of one or more embodiments to improve output voltage ripple, as both outputs are being supplied at the same time, compared to prior art SIDO operation, where only one output is supplied for a given phase.Type: GrantFiled: November 18, 2019Date of Patent: March 29, 2022Assignee: Dialog Semiconductor (UK) LimitedInventors: Kemal Ozanoglu, Pier Cavallini, Burak Dundar
-
Publication number: 20210152082Abstract: It is an object of one or more embodiments of the present disclosure to provide a single-inductor dual-output (SIDO), or single-inductor multiple-output (SIMO), Buck switching converter which can supply opposite polarity current to its outputs, through an inductor. It is a further object of one or more embodiments, when one output has an overshoot and the other output is below a reference, to enable discharging the overshoot output to the other output, resulting in a significant charge recycling and considerable increase in power efficiency. Still further, it is an object of one or more embodiments to improve output voltage ripple, as both outputs are being supplied at the same time, compared to prior art SIDO operation, where only one output is supplied for a given phase.Type: ApplicationFiled: November 18, 2019Publication date: May 20, 2021Inventors: Kemal Ozanoglu, Pier Cavallini, Burak Dundar
-
Patent number: 10910947Abstract: DC-DC voltage regulators for converting an input voltage into one or more output voltages and methods for operating such voltage regulators are described. The voltage regulator may have a high side switching device coupled between the input port and a first intermediate node. The voltage regulator may have an inductive element having one port coupled to the first intermediate node and may have a capacitive element having two ports, coupled between the first intermediate node and a second intermediate node, with its one port coupled to the first intermediate node. The voltage regulator may have a charging switching device coupled between the other port of the capacitive element and a predetermined voltage level, for charging the capacitive element when the high side switching device and the charging switching device are both in an ON state.Type: GrantFiled: August 1, 2019Date of Patent: February 2, 2021Assignee: Dialog Semiconductor (UK) LimitedInventors: Pier Cavallini, Nicola Macri, Kemal Ozanoglu
-
Publication number: 20200212801Abstract: DC-DC voltage regulators for converting an input voltage into one or more output voltages and methods for operating such voltage regulators are described. The voltage regulator may have a high side switching device coupled between the input port and a first intermediate node. The voltage regulator may have an inductive element having one port coupled to the first intermediate node and may have a capacitive element having two ports, coupled between the first intermediate node and a second intermediate node, with its one port coupled to the first intermediate node. The voltage regulator may have a charging switching device coupled between the other port of the capacitive element and a predetermined voltage level, for charging the capacitive element when the high side switching device and the charging switching device are both in an ON state.Type: ApplicationFiled: August 1, 2019Publication date: July 2, 2020Inventors: Pier Cavallini, Nicola Macri, Kemal Ozanoglu
-
Patent number: 10256720Abstract: Circuits and methods to achieve a hysteretic buck-boost converter system, separating buck and boost pulses based on monitoring a difference between the output voltage of the buck-boost converter and a reference voltage (error voltage) or alternatively based on monitoring additionally coil current or load current or both currents have been disclosed. The performance of the buck-boost converter can be further improved by using an optional output voltage change block monitoring if the output voltage rises or falls. The buck-boost converter disclosed has a very simple topology without a modulator block, which is regulating the duty cycle and without frequency compensation.Type: GrantFiled: March 31, 2017Date of Patent: April 9, 2019Assignee: Dialog Semiconductor (UK) LimitedInventors: Kemal Ozanoglu, Guillaume de Cremoux, Pier Cavallini, Martin Faerber
-
Publication number: 20180287489Abstract: Circuits and methods to achieve a hysteretic buck-boost converter system, separating buck and boost pulses based on monitoring a difference between the output voltage of the buck-boost converter and a reference voltage (error voltage) or alternatively based on monitoring additionally coil current or load current or both currents have been disclosed. The performance of the buck-boost converter can be further improved by using an optional output voltage change block monitoring if the output voltage rises or falls. The buck-boost converter disclosed has a very simple topology without a modulator block, which is regulating the duty cycle and without frequency compensation.Type: ApplicationFiled: March 31, 2017Publication date: October 4, 2018Inventors: Kemal Ozanoglu, Guillaume de Cremoux, Pier Cavallini, Martin Faerber
-
Patent number: 9740221Abstract: The present document relates to a pre-charge circuit of electronic circuits having Miller compensation and significant output capacitance such as LDOs or multistage amplifiers. The pre-charge circuit limits an inrush current right after enabling of the electronic circuit. The pre-charge circuit limits and clamps the fast charging of the Miller capacitor. A delay circuit disables the pre-charge circuit when the bias conditions of the Miller capacitor are close to normal bias conditions.Type: GrantFiled: March 28, 2013Date of Patent: August 22, 2017Assignee: Dialog Semiconductor GmbHInventors: Pier Cavallini, Ambreesh Bhattad, Liu Liu
-
Patent number: 9698681Abstract: An adaptive duty cycle limiting circuit is used with a switching DC-to-DC converter for preventing the duty cycle entering a region of operation having negative gain. The adaptive duty cycle limiting circuit includes a duty cycle ramp signal generator, a voltage source for providing a voltage having a fractional value of an input voltage source, and a comparator that compares the duty cycle ramp signal with the fractional value of the input voltage source. When the voltage level of the duty cycle ramp signal is less than the fractional value of the voltage source, a cycle limit signal is activated and communicated to a switching control circuit to adjust the duty cycle of the switching DC-to-DC converter to prevent the duty cycle entering the region of operation where the gain of the switching DC-to-DC converter becomes negative.Type: GrantFiled: September 30, 2015Date of Patent: July 4, 2017Assignee: Dialog Semiconductor (UK) LimitedInventors: Naoyuki Unno, Kemal Ozanoglu, Pier Cavallini, Louis de Marco
-
Patent number: 9698691Abstract: A switching DC-to-DC converter has an adaptive duty cycle limiting circuit with an inductor current sensor to generate a sense signal indicative of magnitude of the inductor current. A replica signal is generated from the sense signal and transferred through a replica parasitic resistance circuit. A differential voltage is developed across the replica parasitic resistances and compared with a maximum limit voltage level. The maximum limit voltage level is indicates that a gain level of the switching DC-to-DC converter has decreased even though the duty cycle has increased. A duty cycle limit signal is generated and transferred to disable a switch in a switching circuit for limiting the duty cycle of the switching DC-to-DC converter, when the gain level has decreased such that the switching DC-to-DC converter does not enter a region where the gain of the switching DC-to-DC converter has a negative slope.Type: GrantFiled: June 4, 2015Date of Patent: July 4, 2017Assignee: Dialog Semiconductor (UK) LimitedInventors: Kemal Ozanoglu, Selcuk Talay, Pier Cavallini, Naoyuki Unno, Louis deMarco
-
Publication number: 20170093278Abstract: An adaptive duty cycle limiting circuit is used with a switching DC-to-DC converter for preventing the duty cycle entering a region of operation having negative gain. The adaptive duty cycle limiting circuit includes a duty cycle ramp signal generator, a voltage source for providing a voltage having a fractional value of an input voltage source, and a comparator that compares the duty cycle ramp signal with the fractional value of the input voltage source. When the voltage level of the duty cycle ramp signal is less than the fractional value of the voltage source, a cycle limit signal is activated and communicated to a switching control circuit to adjust the duty cycle of the switching DC-to-DC converter to prevent the duty cycle entering the region of operation where the gain of the switching DC-to-DC converter becomes negative.Type: ApplicationFiled: September 30, 2015Publication date: March 30, 2017Inventors: Naoyuki Unno, Kemal Ozanoglu, Pier Cavallini, Louis de Marco
-
Patent number: 9563730Abstract: An apparatus of an exponential current digital-to-analog converter (IDAC) using a binary-weighted MSB to efficiently drive current controlled light emitting diode (LED) devices. The apparatus comprises of an exponential current digital-to-analog converter (IDAC) current source, a voltage buffer to create an active cascode at the output stage, and an error amplifier that by means of a DC-DC converter voltage loop imposes an appropriate voltage at the output of the IDAC, depending on the current load set to drive the LEDs. The definition of the apparatus involves defining an exponential LSB and exponential MSB current mirrors according to a defined methodology.Type: GrantFiled: January 28, 2014Date of Patent: February 7, 2017Assignee: Dialog Semiconductor (UK) LimitedInventors: Louis De Marco, Pier Cavallini
-
Publication number: 20160359414Abstract: A switching DC-to-DC converter has an adaptive duty cycle limiting circuit with an inductor current sensor to generate a sense signal indicative of magnitude of the inductor current. A replica signal is generated from the sense signal and transferred through a replica parasitic resistance circuit. A differential voltage is developed across the replica parasitic resistances and compared with a maximum limit voltage level. The maximum limit voltage level is indicates that a gain level of the switching DC-to-DC converter has decreased even though the duty cycle has increased. A duty cycle limit signal is generated and transferred to disable a switch in a switching circuit for limiting the duty cycle of the switching DC-to-DC converter, when the gain level has decreased such that the switching DC-to-DC converter does not enter a region where the gain of the switching DC-to-DC converter has a negative slope.Type: ApplicationFiled: June 4, 2015Publication date: December 8, 2016Inventors: Kemal Ozanoglu, Selcuk Talay, Pier Cavallini, Naoyuki Unno, Louis deMarco
-
Publication number: 20160352352Abstract: An apparatus of an exponential current digital-to-analog converter (IDAC) using a binary-weighted MSB to efficiently drive current controlled light emitting diode (LED) devices. The apparatus comprises of an exponential current digital-to-analog converter (IDAC) current source, a voltage buffer to create an active cascode at the output stage, and an error amplifier that by means of a DC-DC converter voltage loop imposes an appropriate voltage at the output of the IDAC, depending on the current load set to drive the LEDs. The definition of the apparatus involves defining an exponential LSB and exponential MSB current mirrors according to a defined methodology.Type: ApplicationFiled: January 28, 2014Publication date: December 1, 2016Applicant: Dialog Semiconductor GmbHInventors: Louis De Marco, Pier Cavallini
-
Patent number: 9450490Abstract: The present document relates to switching DC converters In particular, the present document relates to creating an auxiliary reference voltage for the switching converter to implement a dynamic correction of static load regulation. Main objective of the disclosure is minimizing the regulation error on account of accuracy when non-idealities present in the regulation loop are considered. An additional control loop to monitor the regulated error signal has been added. The additional loop has the purpose to create an auxiliary reference for the boost converter which will be updated (up and down) whenever the regulation exceeds a target threshold.Type: GrantFiled: November 5, 2014Date of Patent: September 20, 2016Assignee: Dialog Semiconductor (UK) LimitedInventors: Pier Cavallini, Louis DeMarco
-
Patent number: 9407144Abstract: A current mode control buck-boost converter with improved performance utilizes separate buck and boost pulses. The buck-boost converter utilizes a buck/boost decision method with continuous control voltage for buck and boost mode, therefore eliminating transients in the control loop between operation modes and preventing voltage overshoots. If switching in Boost mode and the buck duty cycle is smaller than a set duty cycle, then in the next cycle Buck mode switching will occur. It is possible to track a Buck comparator output and the related duty cycle during Boost mode operation. Thus a mode change decision will only be dependent on a single input. A control loop will incorporate a single loop filter and error amplifier, wherein control voltages for Buck comparator and Boost comparator will be related.Type: GrantFiled: June 19, 2014Date of Patent: August 2, 2016Assignee: Dialog Semiconductor (UK) LimitedInventors: Kemal Ozanoglu, Selcuk Talay, Pier Cavallini, Dieter Graefje, Andrea Acquas
-
Publication number: 20160126838Abstract: The present document relates to switching DC converters In particular, the present document relates to creating an auxiliary reference voltage for the switching converter to implement a dynamic correction of static load regulation. Main objective of the disclosure is minimizing the regulation error on account of accuracy when non-idealities present in the regulation loop are considered. An additional control loop to monitor the regulated error signal has been added. The additional loop has the purpose to create an auxiliary reference for the boost converter which will be updated (up and down) whenever the regulation exceeds a target threshold.Type: ApplicationFiled: November 5, 2014Publication date: May 5, 2016Inventors: Pier Cavallini, Louis DeMarco
-
Patent number: 9294119Abstract: A method for the design synthesis of an exponential current digital-to-analog (IDAC) using a binary-weighted MSB. The design synthesis involves defining an exponential LSB and exponential MSB current mirrors according to a defined methodology. A method to achieve an exponential current digital-to-analog converter (IDAC) having improved accuracy using a binary-weighted most significant bit (MSB) comprising (1) defining a differential non-linearity (DNL); (2) defining number of LSB bits needed for the targeted DNL with a binary weighted MSB; (3) calculating the number of bits to be used for the binary-weighted MSB to get the desired IDAC base; (4) deriving the minimum current for the Imax; (5) defining the LSB as an exponential current mirror according to the specified relationship for the ILSB; and (6) defining a binary-weighted MSB according to the specified relationship for IMSB.Type: GrantFiled: January 28, 2014Date of Patent: March 22, 2016Assignee: Dialog Semiconductor (UK) LimitedInventors: Louis De Marco, Pier Cavallini
-
Publication number: 20150357914Abstract: A current mode control buck-boost converter with improved performance utilizes separate buck and boost pulses. The buck-boost converter utilizes a buck/boost decision method with continuous control voltage for buck and boost mode, therefore eliminating transients in the control loop between operation modes and preventing voltage overshoots. If switching in Boost mode and the buck duty cycle is smaller than a set duty cycle, then in the next cycle Buck mode switching will occur. It is possible to track a Buck comparator output and the related duty cycle during Boost mode operation. Thus a mode change decision will only be dependent on a single input. A control loop will incorporate a single loop filter and error amplifier, wherein control voltages for Buck comparator and Boost comparator will be related.Type: ApplicationFiled: June 19, 2014Publication date: December 10, 2015Inventors: Kemal Ozanoglu, Selcuk Talay, Pier Cavallini, Dieter Graefje, Andrea Acquas
-
Publication number: 20150214976Abstract: A method for the design synthesis of an exponential current digital-to-analog (IDAC) using a binary-weighted MSB. The design synthesis involves defining an exponential LSB and exponential MSB current mirrors according to a defined methodology. A method to achieve an exponential current digital-to-analog converter (IDAC) having improved accuracy using a binary-weighted most significant bit (MSB) comprising (1) defining a differential non-linearity (DNL); (2) defining number of LSB bits needed for the targeted DNL with a binary weighted MSB; (3) calculating the number of bits to be used for the binary-weighted MSB to get the desired IDAC base; (4) deriving the minimum current for the Imax; (5) defining the LSB as an exponential current mirror according to the specified relationship for the ILSB; and (6) defining a binary-weighted MSB according to the specified relationship for IMSB.Type: ApplicationFiled: January 28, 2014Publication date: July 30, 2015Applicant: Dialog Semiconductor GmbHInventors: Louis De Marco, Pier Cavallini
-
Publication number: 20150214977Abstract: An apparatus of an exponential current digital-to-analog converter (IDAC) using a binary-weighted MSB to efficiently drive current controlled light emitting diode (LED) devices. The apparatus comprises of an exponential current digital-to-analog converter (IDAC) current source, a voltage buffer to create an active cascode at the output stage, and an error amplifier that by means of a DC-DC converter voltage loop imposes an appropriate voltage at the output of the IDAC, depending on the current load set to drive the LEDs. The definition of the apparatus involves defining an exponential LSB and exponential MSB current mirrors according to a defined methodology.Type: ApplicationFiled: January 28, 2014Publication date: July 30, 2015Applicant: Dialog Semiconductor GmbHInventors: Louis De Marco, Pier Cavallini