Patents by Inventor Pierre C. Fazan

Pierre C. Fazan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 5733383
    Abstract: A trench for isolating active devices on a semiconductor substrate, formed by creating a trench which has a peripheral edge, and disposing an isolating material in the trench. The isolating material extends over the peripheral edge of the trench, thereby covering at least a portion of the substrate surrounding the trench, and substantially limiting leakage of the active devices disposed on the substrate.
    Type: Grant
    Filed: December 13, 1994
    Date of Patent: March 31, 1998
    Assignee: Micron Technology, Inc.
    Inventors: Pierre C. Fazan, Martin C. Roberts, Gurtej S. Sandhu
  • Patent number: 5726092
    Abstract: A semiconductor processing method of forming a pair of adjacent field oxide regions includes, i) providing a sacrificial pad oxide layer to a thickness of from 20 Angstroms to 100 Angstroms; ii) providing a patterned masking layer over the sacrificial pad oxide layer and over a desired active area region, the layer having a thickness of from 500 Angstroms to 3000 Angstroms and comprising a pair of adjacent masking blocks having a minimum pitch of from 0.5 micron to 0.7 micron; iii) oxidizing portions of the substrate unmasked by the masking layer in an O.sub.2 ambient at a pressure of at least 15 atmospheres to form at least one pair of adjacent field oxide regions, the ambient being substantially void of H.sub.
    Type: Grant
    Filed: May 23, 1997
    Date of Patent: March 10, 1998
    Assignee: Micron Technology, Inc.
    Inventors: Viju Mathews, Pierre C. Fazan, Nanseng Jeng
  • Patent number: 5717250
    Abstract: This invention is a process for forming an effective titanium nitride barrier layer between the upper surface of a polysilicon plug formed in thick dielectric layer and a platinum lower capacitor plate in a dynamic random access memory which is being fabricated on a silicon wafer. The barrier layer process begins by etching the upper surface of the polysilicon plug using a selective polysilicon etch until it is recessed at least 1000 .ANG. below the upper surface of the thick dielectric layer. Using a collimated sputter source, a titanium layer having a thickness of 100-500 .ANG. is deposited over the surface of the in-process wafer, thus covering the upper surfaces of the polysilicon plugs. A layer of amorphous titanium carbonitride having a thickness of 100-300 .ANG. is then deposited via low-pressure chemical vapor deposition. This is followed by the deposition of a reactively sputtered titanium nitride layer having a thickness of 1000-2000 .ANG..
    Type: Grant
    Filed: March 7, 1996
    Date of Patent: February 10, 1998
    Assignee: Micron Technology, Inc.
    Inventors: Paul J. Schuele, Pierre C. Fazan
  • Patent number: 5702986
    Abstract: This invention is a process flow involving wordline spacer formation and source/drain implants which mitigates stress-induced damage to the silicon substrate during the post-implant anneal step. The process employs composite wordline spacers having a removable silicon dioxide portion and a non-removable silicon nitride portion. The post-implant anneal step is performed with only the silicon nitride portion of the spacer in place on the wordlines. The thinness of the silicon nitride portion greatly reduces the stress levels experienced by the substrate during the anneal as compared with that experienced by the substrate when thick one-piece silicon nitride spacers are left in place during the anneal.
    Type: Grant
    Filed: December 5, 1995
    Date of Patent: December 30, 1997
    Assignee: Micron Technology, Inc.
    Inventors: Viju K. Mathews, Pierre C. Fazan, Nanseng Jeng
  • Patent number: 5674776
    Abstract: A semiconductor processing method of forming a pair of adjacent field oxide regions includes, i) providing a sacrificial pad oxide layer to a thickness of from 20 Angstroms to 100 Angstroms; ii) providing a patterned masking layer over the sacrificial pad oxide layer and over a desired active area region, the layer having a thickness of from 500 Angstroms to 3000 Angstroms and comprising a pair of adjacent masking blocks having a minimum pitch of from 0.5 micron to 0.7 micron; iii) oxidizing portions of the substrate unmasked by the masking layer in an H.sub.2 O steam ambient at a pressure of from about 0.5 atmosphere to about 2 atmospheres and at a temperature of from about 900.degree. C. to about 1200.degree. C.
    Type: Grant
    Filed: October 18, 1995
    Date of Patent: October 7, 1997
    Assignee: Micron Technology, Inc.
    Inventors: Viju Mathews, Pierre C. Fazan, Nanseng Jeng
  • Patent number: 5668037
    Abstract: A method of forming a resistor from semiconductive material includes, a) providing a substrate; b) providing a layer of semiconductive material over the substrate; c) providing a pair of openings into the semiconductive material layer; d) plugging the pair of openings with an electrically conductive material to define a pair of electrically conductive pillars within the semiconductive material, the pair of pillars having semiconductive material extending therebetween to provide a resistor construction; and e) providing a conductive node to each of the electrically conductive pillars.
    Type: Grant
    Filed: July 11, 1996
    Date of Patent: September 16, 1997
    Assignee: Micron Technology, Inc.
    Inventors: Kirk Prall, Pierre C. Fazan, Aftab Ahmad, Howard E. Rhodes, Werner Juengling, Pai-Hung Pan, Tyler Lowrey
  • Patent number: 5665611
    Abstract: A method of forming a thin film transistor relative to a substrate includes, a) providing a thin film transistor layer of polycrystalline material on a substrate, the polycrystalline material comprising grain boundaries; b) providing a fluorine containing layer adjacent the polycrystalline thin film layer; c) annealing the fluorine containing layer at a temperature and for a time period which in combination are effective to drive fluorine from the fluorine containing layer into the polycrystalline thin film layer and incorporate fluorine within the grain boundaries to passivate said grain boundaries; and d) providing a transistor gate operatively adjacent the thin film transistor layer. The thin film transistor can be fabricated to be bottom gated or top gated. A buffering layer can be provided intermediate the thin film transistor layer and the fluorine containing layer, with the buffering layer being transmissive of fluorine from the fluorine containing layer during the annealing.
    Type: Grant
    Filed: January 31, 1996
    Date of Patent: September 9, 1997
    Assignee: Micron Technology, Inc.
    Inventors: Gurtej S. Sandhu, Shubneesh Batra, Pierre C. Fazan
  • Patent number: 5663088
    Abstract: A method of forming a dielectric layer includes, a) chemical vapor depositing a dielectric layer of Ta.sub.2 O.sub.5 atop a substrate; and b) providing a predominately amorphous diffusion barrier layer over the Ta.sub.2 O.sub.5 dielectric layer. A method of forming a capacitor includes, a) providing a node to which electrical connection to a capacitor is to be made; b) providing a first electrically conductive capacitor plate over the node; c) chemical vapor depositing a capacitor dielectric layer of Ta.sub.2 O.sub.5 over the first electrically conductive capacitor plate; and d) providing a predominately amorphous diffusion barrier layer over the Ta.sub.2 O.sub.5 dielectric layer. A capacitor construction is also disclosed. The preferred amorphous diffusion barrier layer is electrically conductive and constitutes a metal organic chemical vapor deposited TiC.sub.x N.sub.y O.sub.z, where "x" is in the range of from 0.01 to 0.5, and "y" is in the range of from 0.99 to 0.5, and "z" is in the range of from 0 to 0.
    Type: Grant
    Filed: May 19, 1995
    Date of Patent: September 2, 1997
    Assignee: Micron Technology, Inc.
    Inventors: Gurtej S. Sandhu, Pierre C. Fazan
  • Patent number: 5661064
    Abstract: A capacitor construction includes, a) first and second electrically conductive capacitor plates separated by an intervening capacitor dielectric layer, the first capacitor plate comprising first and second container members, the second container member being received inside of the first container member, the first and second container members comprising a respective ring portion and a respective base portion; and b) a pedestal disk positioned elevationally intermediate the first container member base and the second container member base to space and support the second container member relative to the first container member. The structure is preferably produced by using a series of alternating first and second layers of semiconductive material provided over a molding layer within a container contact opening therein. One of the first and second layers has an average conductivity enhancing dopant concentration of greater than about 5.times.10.sup.19 ions/cm.sup.
    Type: Grant
    Filed: November 13, 1995
    Date of Patent: August 26, 1997
    Assignee: Micron Technology, Inc.
    Inventors: Thomas Figura, Pierre C. Fazan
  • Patent number: 5658829
    Abstract: A semiconductor processing method of forming an electrically conductive contact plug relative to a wafer includes, a) providing a substrate to which electrical connection is to be made; b) depositing a layer of first material atop the substrate to a selected thickness; c) pattern masking the first material layer for formation of a desired contact opening therethrough; d) etching through the first material layer to form a contact opening therethrough for making electrical connection with the substrate, the contact opening having an outermost region; e) after etching to form the contact opening, removing the masking from the first material layer; f) after removing the masking from the first material layer, facet sputter etching into the first material layer relative to the contact opening to provide outwardly angled sidewalls which effectively widen the contact opening outermost region, the outwardly angled sidewalls having an inner base where they join with the original contact opening; g) depositing a layer o
    Type: Grant
    Filed: November 7, 1995
    Date of Patent: August 19, 1997
    Assignee: Micron Technology, Inc.
    Inventors: Viju K. Mathews, Nanseng Jeng, Pierre C. Fazan
  • Patent number: 5637514
    Abstract: A method of reducing diffusion of impurity dopants within a semiconductive material beneath a field effect transistor gate in a process of forming a field effect transistor includes, a) providing a bulk monocrystalline silicon substrate; b) providing a gate oxide layer over the silicon substrate; c) providing a patterned gate over the gate oxide layer, the gate having sidewalls; d) providing a pair of diffusion regions within the silicon substrate adjacent the gate sidewalls; and e) subjecting the wafer to an oxidizing atmosphere at a pressure of from about 5 atmospheres to about 30 atmospheres and at a temperature of from about 650.degree. C. to about 750.degree. C. for a period of time from about 5 minutes to about 30 minutes effective, i) to oxidize the gate sidewalls, ii) to oxidize the semiconductive material substrate adjacent the gate sidewalls, and iii) to thicken the gate oxide layer adjacent the gate sidewalls.
    Type: Grant
    Filed: October 18, 1995
    Date of Patent: June 10, 1997
    Assignee: Micron Technology, Inc.
    Inventors: Nanseng Jeng, Viju K. Mathews, Pierre C. Fazan
  • Patent number: 5637523
    Abstract: A method of forming a capacitor includes, a) providing a series of alternating first and second layers of semiconductive material over a node location, a first of the first and second layers having an average conductivity enhancing dopant concentration of greater than about 5.times.10.sup.19 ions/cm.sup.3, a second of the first and second layers having an average conductivity enhancing dopant concentration from 0 ions/cm.sup.3 to about 5.times.10.sup.19 ions/cm.sup.
    Type: Grant
    Filed: November 20, 1995
    Date of Patent: June 10, 1997
    Assignee: Micron Technology, Inc.
    Inventors: Pierre C. Fazan, Brent Keeth
  • Patent number: 5629230
    Abstract: A semiconductor processing method of forming a field oxide region on a semiconductor substrate includes, a) providing a patterned first masking layer over a desired active area region of a semiconductor substrate, the first masking layer having at least one side edge; b) providing a silicon sidewall spacer over the side edge of the patterned first masking layer, the silicon sidewall spacer having a laterally outward projecting foot portion; c) oxidizing the substrate and the silicon sidewall spacer to form a field oxide region on the substrate; d) stripping the first masking layer from the substrate; and e) providing a gate oxide layer over the substrate. The invention enables taking advantage of process techniques which minimize the size of field oxide bird's beaks without sacrificing upper field oxide topography.
    Type: Grant
    Filed: August 1, 1995
    Date of Patent: May 13, 1997
    Assignee: Micron Technology, Inc.
    Inventors: Pierre C. Fazan, Nanseng Jeng, David L. Dickerson
  • Patent number: 5624865
    Abstract: A semiconductor integrated circuit fabrication method is provided for forming a capacitor on a semiconductor integrated circuit substrate. A lower capacitor electrode is formed over the semiconductor integrated circuit substrate and a capacitor dielectric is formed over the lower capacitor electrode. The capacitor dielectric is preferably formed of silicon nitride. A reoxidation anneal of the capacitor dielectric is performed at a pressure greater than one atmosphere in order to form an oxide layer over the capacitor dielectric. An upper capacitor electrode is disposed over the oxide layer to form a capacitor. The capacitor is formed as part of a dynamic random access memory cell. A transistor is formed upon the semiconductor integrated circuit substrate and the lower capacitor electrode is formed in electrical contact with a diffusion region of the transistor. The capacitor is formed within an opening in molding material that is deposited over the surface of the semiconductor integrated circuit substrate.
    Type: Grant
    Filed: October 13, 1995
    Date of Patent: April 29, 1997
    Assignee: Micron Technology, Inc.
    Inventors: Klaus F. Schuegraf, Randhir P. S. Thakur, Pierre C. Fazan
  • Patent number: 5597756
    Abstract: This invention is a process for fabricating a dynamic random access memory (DRAM) having a stacked capacitor with hemispherical-grain (HSG) polysilicon asperities on an amorphous silicon storage-node plate. The process enables the selective formation of HSG polysilicon asperities on the storage-node plates and a subsequent deposition of a high-quality silicon nitride cell dielectric layer on the asperity-covered storage-node plates. The process is preferably initiated following field oxide formation, wordline formation, access transistor source/drain region formation, deposition of a planarizing dielectric layer, formation of bitline contact and storage-node contact openings in the planarizing layer, and formation of conductive plugs in both types of contact openings.
    Type: Grant
    Filed: June 21, 1995
    Date of Patent: January 28, 1997
    Assignee: Micron Technology, Inc.
    Inventors: Pierre C. Fazan, Thomas A. Figura
  • Patent number: 5580821
    Abstract: A semiconductor processing method of forming an electrically conductive contact plug relative to a wafer includes, a) providing a substrate to which electrical connection is to be made; b) depositing a layer of first material atop the substrate to a selected thickness; c) pattern masking the first material layer for formation of a desired contact opening therethrough; d) etching through the first material layer to form a contact opening therethrough for making electrical connection with the substrate, the contact opening having an outermost region; e) after etching to form the contact opening, removing the masking from the first material layer; f) after removing the masking from the first material layer, facet sputter etching into the first material layer relative to the contact opening to provide outwardly angled sidewalls which effectively widen the contact opening outermost region, the outwardly angled sidewalls having an inner base where they join with the original contact opening; g) depositing a layer o
    Type: Grant
    Filed: February 21, 1995
    Date of Patent: December 3, 1996
    Assignee: Micron Technology, Inc.
    Inventors: Viju K. Mathews, Nanseng Jeng, Pierre C. Fazan
  • Patent number: 5506166
    Abstract: The invention is a storage cell capacitor and a method for forming the storage cell capacitor having a storage node electrode comprising a barrier layer interposed between a conductive plug and an oxidation resistant layer. A layer of titanium silicide is fabricated to lie between the conductive plug and the oxidation resistant layer. A thick insulative layer protects the sidewalls of the barrier layer during the deposition and anneal of a dielectric layer having a high dielectric constant. The method comprises forming the conductive plug in a thick layer of insulative material such as oxide or oxide/nitride. The conductive plug is recessed from a planarized top surface of the thick insulative layer. Titanium is deposited and a rapid thermal anneal is performed. The titanium reacts with silicide of the conductive plug to form TiSi at the bottom of the recess. Unreacted Ti is removed. The barrier layer is then formed in the recess.
    Type: Grant
    Filed: September 27, 1994
    Date of Patent: April 9, 1996
    Assignee: Micron Technology, Inc.
    Inventors: Gurtej S. Sandhu, Pierre C. Fazan
  • Patent number: 5489546
    Abstract: NMOS and PMOS devices are formed in a split-polysilicon CMOS process using independent thickness transistor gate spacers, and using a silicon nitride layer as a mask for the p-channel region during an n+ source/drain implant step of the n-channel region. The p-channel spacer is formed significantly thicker than the n-channel spacer, thereby reducing lateral diffusion of p-type dopant species under the p-channel gate and avoiding short channel effects to improve device reliability and performance. P-channel transistor junction depth and lateral diffusion is further reduced by performing an n-channel arsenic source/drain implant before the p-channel source/drain boron difluoride implant, although the p-channel transistor gate is etched before the n-channel gate. Moreover, since the p-channel transistor gate is etched before the n-channel gate, the p-channel gate sidewalls are reoxidized as well as the n-channel gate sidewalls for improved gate oxide integrity.
    Type: Grant
    Filed: May 24, 1995
    Date of Patent: February 6, 1996
    Assignee: Micron Technology, Inc.
    Inventors: Aftab Ahmad, Pierre C. Fazan, Charles H. Dennison
  • Patent number: 5478772
    Abstract: The invention is a storage cell capacitor having a storage node electrode comprising a barrier layer interposed between a conductive plug and an oxidation resistant layer. A thick insulative layer protects the sidewalls of the barrier layer during the deposition and anneal of a dielectric layer having a high dielectric constant. The method comprises forming the conductive plug in a thick layer of insulative material such as oxide or oxide/nitride. The conductive plug is recessed from a planarized top surface of the thick insulative layer. The barrier layer is formed in the recess. The process is then continued with a formation of an oxidation resistant conductive layer and the patterning thereof to complete the formation of the storage node electrode. Next a dielectric layer having a high dielectric constant is formed to overly the storage node electrode and a cell plate electrode is fabricated to overly the dielectric layer.
    Type: Grant
    Filed: February 17, 1995
    Date of Patent: December 26, 1995
    Assignee: Micron Technology, Inc.
    Inventor: Pierre C. Fazan
  • Patent number: 5433794
    Abstract: A trench for isolating active devices on a semiconductor substrate, formed by creating a trench which has a peripheral edge, and disposing an isolating material in the trench. The isolating material extends over the peripheral edge of the trench, thereby covering at least a portion of the substrate surrounding the trench, and substantially limiting leakage of the active devices disposed on the substrate.
    Type: Grant
    Filed: December 10, 1992
    Date of Patent: July 18, 1995
    Assignee: Micron Technology, Inc.
    Inventors: Pierre C. Fazan, Martin C. Roberts, Gurtej S. Sandhu