Patents by Inventor Ping Huang
Ping Huang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11973040Abstract: A method is provided for forming an integrated circuit (IC) chip package structure. The method includes providing a substrate for an interposer, and forming a conductive interconnect structure in and on the substrate for connecting a group of selected IC dies. The method includes forming warpage-reducing trenches in non-routing regions of the interposer, wherein the warpage-reducing trenches are sized and positioned based on a warpage characteristic to reduce the warpage of the chip package structure. The method also includes depositing a warpage-relief material in the warpage-reducing trenches according to the warpage characteristic to reduce the warpage of the chip package structure, and bonding the group of selected IC dies to the interposer to form a chip package structure.Type: GrantFiled: December 9, 2021Date of Patent: April 30, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tsung-Yang Hsieh, Chien-Chang Lee, Chia-Ping Lai, Wen-Chung Lu, Cheng-Kang Huang, Mei-Shih Kuo, Alice Huang
-
Patent number: 11967898Abstract: A soft-switching power converter includes a main switch, an energy-releasing switch, and an inductive coupled unit. The main switch is a controllable switch. The energy-releasing switch is coupled to the main switch. The inductive coupled unit is coupled to the main switch and the energy-releasing switch. The inductive coupled unit includes a first inductance, a second inductance coupled to the first inductance, and an auxiliary switch unit. The auxiliary switch unit is coupled to the second inductance to form a closed loop. The main switch and the energy-releasing switch are alternately turned on and turned off. The auxiliary switch unit is controlled to start turning on before the main switch is turned on so as to provide at least one current path.Type: GrantFiled: January 6, 2022Date of Patent: April 23, 2024Assignee: DELTA ELECTRONICS, INC.Inventors: Hung-Chieh Lin, Yi-Ping Hsieh, Jin-Zhong Huang, Hung-Yu Huang, Chih-Hsien Li, Ciao-Yin Pan
-
Patent number: 11968556Abstract: A network quality measurement method and system are provided. In the method, a movement path and a movement speed of a vehicle device are determined according to a size of a space and an endurance time of the vehicle device, and the vehicle device is controlled to move on the movement path at the movement speed. During a movement of the vehicle device, a network quality in the space is measured according to a measurement frequency to generate network quality data. Whether the network quality in the space is changed is determined according to the network quality data. Whether there is an obstacle around the vehicle device is detected. When it is determined that the network quality in the space is changed or the obstacle is detected around the vehicle device, at least one of the movement path, the movement speed, and the measurement frequency is adjusted.Type: GrantFiled: December 26, 2021Date of Patent: April 23, 2024Assignee: Industrial Technology Research InstituteInventors: Hui-Ping Kuo, Sheng-Chieh Huang, Hsin-Hui Hwang, Yi-Ming Wu, Man Ju Chien
-
Publication number: 20240130141Abstract: A layout pattern for magnetoresistive random access memory (MRAM) includes a substrate having a first active region, a second active region, and a word line connecting region between the first active region and the second active region, a first gate pattern extending along a first direction from the first active region to the second active region, a second gate pattern extending along the first direction from the first active region to the second active region, a first magnetic tunneling junction (MTJ) between the first gate pattern and the second pattern and within the word line connecting region, and a second MTJ between the first gate pattern and the second gate pattern in the first active region. Preferably, top surfaces of the first MTJ and the second MTJ are coplanar.Type: ApplicationFiled: December 25, 2023Publication date: April 18, 2024Applicant: United Microelectronics Corp.Inventors: Ya-Huei Tsai, Rai-Min Huang, Yu-Ping Wang, Hung-Yueh Chen
-
Patent number: 11958681Abstract: The present invention relates to a ventilating and blanking device for a coal storage Eurosilo. The ventilating and blanking device includes a top blanking pipe, an axial flow fan and a baffle door, the top blanking pipe including a first pipeline and a second pipeline, an air supply pipe is connected to a side wall of the second pipeline, and the baffle door is connected to a driving mechanism; during blanking, the driving mechanism drives the baffle door so as to make the baffle door close the air supply pipe and the axial flow fan is shut off; and during ventilation, the driving mechanism drives the baffle door so as to make the baffle door close the first pipeline, and the axial flow fan is turned on. Compared with the prior art, the present invention has the advantages of ventilation efficiency, good ventilation effect, etc.Type: GrantFiled: May 10, 2021Date of Patent: April 16, 2024Assignees: HUANENG POWER INTERNATIONAL, INC., SHANGHAI SHIDONGKOU FIRST POWER PLANTInventors: Zhong Ni, Zhiwei Sang, Zhongming Huang, Xin Hu, Pengxia Ni, Ping Zhu, Qinghan Zheng, Runhan Liu, Xiao Zhang, Jinxin Yu, Haifeng Guan, Jialei Deng
-
Patent number: 11959829Abstract: A startup stage protection device used in Electric Multiple Unit (EMU) train coupler experiment is provided between two test cars. The startup stage protection device is arranged between and tightly abuts two test cars at the starting stage of the experiment to receive a compressing force in place of the coupler. The startup stage protection device separates from the two test cars after the end of the starting stage.Type: GrantFiled: May 30, 2019Date of Patent: April 16, 2024Assignee: CENTRAL SOUTH UNIVERSITYInventors: Ping Xu, Shuguang Yao, Bowen Tan, Yong Peng, Zhaijun Lu, Chengming Sun, Kai Xu, Qi Huang
-
Patent number: 11963348Abstract: A method of making a ROM structure includes the operations of forming an active area having a channel, a source region, and a drain region; depositing a gate electrode over the channel; depositing a conductive line over at least one of the source region and the drain region; adding dopants to the source region and the drain region of the active area; forming contacts to the gate electrode, the source region, and the drain; depositing a power rail, a bit line, and at least one word line of the integrated circuit against the contacts; and dividing the active area with a trench isolation structure to electrically isolate the gate electrode from the source region and the drain region.Type: GrantFiled: August 10, 2022Date of Patent: April 16, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Geng-Cing Lin, Ze-Sian Lu, Meng-Sheng Chang, Chia-En Huang, Jung-Ping Yang, Yen-Huei Chen
-
Patent number: 11963356Abstract: Embodiments of structure and methods for forming a three-dimensional (3D) memory device are provided. In an example, a 3D memory device includes a stack structure including a memory block including a plurality of memory cells. The 3D memory device also includes a first top select structure and a bottom select structure in the memory block and aligned with each other vertically; and a second top select structure in the memory block is separated from the first top select structure by at least one of the plurality of memory cells. The first top select structure, the bottom select structure, and the second top select structure each includes an insulating material.Type: GrantFiled: December 20, 2021Date of Patent: April 16, 2024Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventors: Zongliang Huo, Haohao Yang, Wei Xu, Ping Yan, Pan Huang, Wenbin Zhou
-
Publication number: 20240120639Abstract: A 3D IC package is provided. The 3D IC package includes: a first IC die comprising a first substrate at a back side of the first IC die; a second IC die stacked at the back side of the first IC die and facing the first substrate; a TSV through the first substrate and electrically connecting the first IC die and the second IC die, the TSV having a TSV cell including a TSV cell boundary surrounding the TSV; and a protection module fabricated in the first substrate, wherein the protection module is electrically connected to the TSV, and the protection module is within the TSV cell.Type: ApplicationFiled: August 10, 2023Publication date: April 11, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Po-Hsiang Huang, Fong-Yuan Chang, Tsui-Ping Wang, Yi-Shin Chu
-
Patent number: 11955370Abstract: A system and methods of forming a dielectric material within a trench are described herein. In an embodiment of the method, the method includes introducing a first precursor into a trench of a dielectric layer, such that portions of the first precursor react with the dielectric layer and attach on sidewalls of the trench. The method further includes partially etching portions of the first precursor on the sidewalls of the trench to expose upper portions of the sidewalls of the trench. The method further includes introducing a second precursor into the trench, such that portions of the second precursor react with the remaining portions of the first precursor to form the dielectric material at the bottom of the trench.Type: GrantFiled: September 18, 2020Date of Patent: April 9, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Bo-Cyuan Lu, Ting-Gang Chen, Sung-En Lin, Chunyao Wang, Yung-Cheng Lu, Chi On Chui, Tai-Chun Huang, Chieh-Ping Wang
-
Publication number: 20240112323Abstract: A method for detecting defects on a wafer including the steps of obtaining a reference image of a chip pattern formed on a reference wafer, using a computer algorithm to analyze the reference image to produce a division map for the chip pattern; setting respective thresholds for divisions of the division map, obtaining a comparison data between a test image of the chip pattern formed on a test wafer and the reference image, using the division map and the thresholds to examine the comparison data to identify a defect in the test image.Type: ApplicationFiled: November 17, 2022Publication date: April 4, 2024Applicant: United Semiconductor (Xiamen) Co., Ltd.Inventors: Yu Peng Hong, QINGRONG CHEN, Kai Ping Huang, Chin-Chun Huang, WEN YI TAN
-
Publication number: 20240105723Abstract: A semiconductor substrate with an original semiconductor surface (OSS); a first gate region; a first concave formed in the semiconductor substrate and below the original semiconductor surface; a curved or depressed shape opening formed along the vertical direction of a sidewall of the semiconductor substrate in the first concave; and a first conductive region formed in the first concave and including a first doping region and a second doping region. Wherein the first doping region is formed based on the curved or depressed shape opening along the vertical direction of the sidewall of the semiconductor substrate.Type: ApplicationFiled: September 21, 2023Publication date: March 28, 2024Applicant: Invention And Collaboration Laboratory Pte. Ltd.Inventors: Chao-Chun LU, Li-Ping HUANG
-
Publication number: 20240105846Abstract: A transistor structure and a formation method thereof are provided. The transistor structure includes a transistor device, formed on an active region of a semiconductor substrate, and including: a gate structure, disposed on the active region; gate spacers, formed along opposite sidewalls of the gate structure; source/drain structures, formed in recesses of the active region at opposite sides of the gate structure; and buried isolation structures, separately extending along bottom sides of the source/drain structures. Further, a channel portion of the active region between the source/drain structures is strained as a result of a strained etching stop layer lying above or dislocation stressors formed in the source/drain structures.Type: ApplicationFiled: September 22, 2023Publication date: March 28, 2024Applicant: Invention And Collaboration Laboratory Pte. Ltd.Inventors: Chao-Chun Lu, Li-Ping HUANG, Wen-Hsien Tu
-
Publication number: 20240107746Abstract: A memory device and a manufacturing method thereof are provided. The memory device includes an access transistor defined within an active region of a semiconductor substrate and a storage capacitor disposed on the access transistor. A recessed gate structure of the access transistor extends into the active region from above the active region. Source/drain contacts of the access transistor are disposed on the active region at opposite sides of the recessed gate structure. The storage capacitor includes: a composite bottom electrode, formed by alternately stacked first conductive layers and second conductive layers, wherein each second conductive layer is sandwiched between a pair of the first conductive layers, and tunnels laterally extend through the second conductive layers, respectively; a capacitor dielectric layer, covering inner and outer surfaces of the composite bottom electrode; and a top electrode, in contact with the composite bottom electrode through the capacitor dielectric layer.Type: ApplicationFiled: September 22, 2023Publication date: March 28, 2024Applicant: Invention And Collaboration Laboratory Pte. Ltd.Inventors: Chao-Chun Lu, Li-Ping HUANG, Wen-Hsien Tu
-
Patent number: 11942390Abstract: A device includes a device layer comprising a first transistor; a first interconnect structure on a front-side of the device layer; and a second interconnect structure on a backside of the device layer. The second interconnect structure includes a first dielectric layer on the backside of the device layer; a contact extending through the first dielectric layer to a source/drain region of the first transistor; a conductive line electrically connected to the source/drain region of the first transistor through the contact; and a thermal dissipation path thermally connected to the device layer, the thermal dissipation path extending to a surface of the second interconnect structure opposite the device layer. The thermal dissipation path comprises a dummy via.Type: GrantFiled: June 6, 2022Date of Patent: March 26, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Wen-Sheh Huang, Yu-Hsiang Chen, Chii-Ping Chen
-
Patent number: 11940579Abstract: Limitations in accuracy and computing power requirements impeding conventional Kirchhoff migration and reverse time migration are overcome by using the wave-equation Kirchhoff, WEK, technique with Kirchhoff migration. WEK technique includes forward-propagating a low-frequency wavefield from a shot location among pre-defined source locations, calculating an arrival traveltime of a maximum amplitude of the low-frequency wavefield, and applying Kirchhoff migration using the arrival traveltime and the maximum amplitude.Type: GrantFiled: November 8, 2021Date of Patent: March 26, 2024Assignee: CGG SERVICES SASInventors: Hui Huang, Diancheng Wang, Ping Wang
-
Patent number: 11940659Abstract: An optical integrated circuit (IC) structure includes: a substrate including a fiber slot formed in an upper surface of the substrate and extending from an edge of the substrate, and an undercut formed in the upper surface and extending from the fiber slot; a semiconductor layer disposed on the substrate; a dielectric structure disposed on the semiconductor layer; an interconnect structure disposed in the dielectric structure; a plurality of vents that extend through a coupling region of the dielectric structure and expose the undercut; a fiber cavity that extends through the coupling region of dielectric structure and exposes the fiber slot; and a barrier ring disposed in the dielectric structure, the barrier ring surrounding the interconnect structure and routed around the perimeter of the coupling region.Type: GrantFiled: August 30, 2021Date of Patent: March 26, 2024Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Chen-Hao Huang, Hau-Yan Lu, Sui-Ying Hsu, Yuehying Lee, Chien-Ying Wu, Chia-Ping Lai
-
Publication number: 20240094214Abstract: A method and device for detecting urea are provided. The method for detecting urea includes the following steps. A derivatization reagent reacts with a sample to obtain a mixture, wherein a reaction time period for reacting urea in the sample with the derivatization reagent to form a derivative product is controlled. The derivative product is separated from the mixture. The amount of separated derivative product is analyzed to determine the concentration of urea in the sample.Type: ApplicationFiled: September 2, 2022Publication date: March 21, 2024Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Jie-Bi HU, Chin-Ping HUANG, Pei-Hua YEH
-
GPS Interference Source Positioning Method, Apparatus, Electronic Device, and Readable Storage Media
Publication number: 20240094406Abstract: The present invention provides a GPS interference source positioning method, apparatus, electronic device, and readable storage medium, which relates to the technical field of wireless communications.Type: ApplicationFiled: June 13, 2023Publication date: March 21, 2024Inventors: Zhiyong FENG, Sai HUANG, Jingchun LI, Yiliang CHEN, Ping ZHANG, Shuo CHANG -
Publication number: 20240095654Abstract: Information output methods and apparatuses, computer equipment and readable storage media which relate to the field of computer technology are provided. The information output method includes: detecting whether a search connection is established between a delivery terminal and a beacon device deployed by a target physical object by using a pre-cached joint beacon atlas bound to the target physical object, where the joint beacon atlas records a set of communication identifiers covered by a physical object; if the search connection is established between the delivery terminal and the beacon device deployed by the target physical object, outputting a corresponding time point when the search connection is in a stable state as information of a delivery resource arriving at the target physical object.Type: ApplicationFiled: December 9, 2021Publication date: March 21, 2024Inventors: Yun JI, Benshan YOU, Yuan WU, Ping HUANG, Tian HE