Patents by Inventor Ping-Wei Lin
Ping-Wei Lin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11961769Abstract: A method of forming an integrated circuit, including forming a n-type doped well (N-well) and a p-type doped well (P-well) disposed side by side on a semiconductor substrate, forming a first fin active region extruded from the N-well and a second fin active region extruded from the P-well, forming a first isolation feature inserted between and vertically extending through the N-well and the P-well, and forming a second isolation feature over the N-well and the P-well and laterally contacting the first and the second fin active regions.Type: GrantFiled: November 7, 2022Date of Patent: April 16, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTDInventors: Kuo-Hsiu Hsu, Yu-Kuan Lin, Feng-Ming Chang, Hsin-Wen Su, Lien Jung Hung, Ping-Wei Wang
-
Patent number: 11956948Abstract: A memory device includes a substrate, a first transistor and a second transistor, a first word line, a second word line, and a bit line. The first transistor and the second transistor are over the substrate and are electrically connected to each other, in which each of the first and second transistors includes first semiconductor layers and second semiconductor layers, a gate structure, and source/drain structures, in which the first semiconductor layers are in contact with the second semiconductor layers, and a width of the first semiconductor layers is narrower than a width of the second semiconductor layers. The first word line is electrically connected to the gate structure of the first transistor. The second word line is electrically connected to the gate structure of the second transistor. The bit line is electrically connected to a first one of the source/drain structures of the first transistor.Type: GrantFiled: April 1, 2022Date of Patent: April 9, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Hsin-Wen Su, Yu-Kuan Lin, Shih-Hao Lin, Lien-Jung Hung, Ping-Wei Wang
-
Publication number: 20240098960Abstract: An integrated circuit structure in which a gate overlies channel region in an active area of a first transistor. The first transistor includes a channel region, a source region and a drain region. A conductive contact is coupled to the drain region of the first transistor. A second transistor that includes a channel region, a source region a drain region is adjacent to the first transistor. The gate of the second transistor is spaced from the gate of the first transistor. A conductive via passes through an insulation layer to electrically connect to the gate of the second transistor. An expanded conductive via overlays both the conductive contact and the conductive via to electrically connect the drain of the first transistor to the gate of the second transistor.Type: ApplicationFiled: November 22, 2023Publication date: March 21, 2024Inventors: YU-KUAN LIN, CHANG-TA YANG, PING-WEI WANG, KUO-YI CHAO, MEI-YUN WANG
-
Publication number: 20240088246Abstract: Various embodiments of the present application are directed towards a control gate layout to improve an etch process window for word lines. In some embodiments, an integrated chip comprises a memory array, an erase gate, a word line, and a control gate. The memory array comprises a plurality of cells in a plurality of rows and a plurality of columns. The erase gate and the word line are elongated in parallel along a row of the memory array. The control gate is elongated along the row and is between and borders the erase gate and the word line. Further, the control gate has a pad region protruding towards the erase gate and the word line. Because the pad region protrudes towards the erase gate and the word line, a width of the pad region is spread between word-line and erase-gate sides of the control gate.Type: ApplicationFiled: November 16, 2023Publication date: March 14, 2024Inventors: Yu-Ling Hsu, Ping-Cheng Li, Hung-Ling Shih, Po-Wei Liu, Wen-Tuo Huang, Yong-Shiuan Tsair, Chia-Sheng Lin, Shih Kuang Yang
-
Patent number: 11925440Abstract: A single smart health device able to monitor all physiological aspects of a human body includes a body fluid detection module, a temperature detection module, an electrocardiogram detection module, and a control module. The body fluid detection module tests and detects amounts of biological substances in body fluids. The temperature detection module detects a temperature of the human body. The electrocardiogram detection module detects a heart rate of the human body. The control module is electrically connected to the body fluid detection module, the temperature detection module, and the electrocardiogram detection module, and obtains the detected amounts of biological substances, the detected temperature, and the detected heart rate.Type: GrantFiled: June 19, 2020Date of Patent: March 12, 2024Assignee: Jiangyu Kangjian Innovation Medical Technology(Chengdu) Co., LtdInventors: Yu-Chao Li, Lien-Yu Lin, Ying-Wei Sheng, Chieh Kuo, Ping-Hao Liu
-
Patent number: 7651909Abstract: A method for fabricating a metal-insulator-metal capacitor is described. A first metal layer is formed on a substrate. A plasma treatment is performed on the surface of the first metal layer. Then, a first oxide layer, a nitride layer and a second oxide layer are formed in sequence over the first metal layer. Thereafter, a second metal layer is formed on the second oxide layer. The second metal layer, the second oxide layer, the nitride layer, the first oxide layer and the first metal layer are defined to form the metal-insulator-metal capacitor.Type: GrantFiled: March 15, 2006Date of Patent: January 26, 2010Assignee: United Microelectronics Corp.Inventors: Ping-Wei Lin, Chin-Chia Wu, Chao-Sheng Chiang
-
Publication number: 20080124485Abstract: Method of successively depositing a multi-film is disclosed. An electric charge removing process is performed after a deposition process of the last film of the multi-film or between the two neighboring film deposition processes. The electric charge removing process includes introducing an inert gas into a reaction chamber of the deposition system and pumping out the inert gas from the reaction chamber.Type: ApplicationFiled: November 27, 2006Publication date: May 29, 2008Applicant: UNITED MICROELECTRONICS CORP.Inventors: CHAO-SHENG CHIANG, PING-WEI LIN, CHIN-WEI YANG
-
Publication number: 20080090020Abstract: A method for fabricating a metal-insulator-metal capacitor is described. A first metal layer is formed on a substrate. A plasma treatment is performed on the surface of the first metal layer. Then, a first oxide layer, a nitride layer and a second oxide layer are formed in sequence over the first metal layer. Thereafter, a second metal layer is formed on the second oxide layer. The second metal layer, the second oxide layer, the nitride layer, the first oxide layer and the first metal layer are defined to form the metal-insulator-metal capacitor.Type: ApplicationFiled: December 5, 2007Publication date: April 17, 2008Inventors: Ping-Wei Lin, Chin-Chia Wu, Chao-Sheng Chiang
-
Publication number: 20070218626Abstract: A method for fabricating a metal-insulator-metal capacitor is described. A first metal layer is formed on a substrate. A plasma treatment is performed on the surface of the first metal layer. Then, a first oxide layer, a nitride layer and a second oxide layer are formed in sequence over the first metal layer. Thereafter, a second metal layer is formed on the second oxide layer. The second metal layer, the second oxide layer, the nitride layer, the first oxide layer and the first metal layer are defined to form the metal-insulator-metal capacitor.Type: ApplicationFiled: March 15, 2006Publication date: September 20, 2007Inventors: Ping-Wei Lin, Chin-Chia Wu, Chao-Sheng Chiang
-
Publication number: 20060219924Abstract: An infrared imaging sensor and a vacuum packaging method thereof are described. The infrared imaging sensor includes a ceramic base, a metal cap and an infrared filter. The ceramic base has an infrared imaging chip attached thereon and the metal cap includes a getter deposited on an inner surface of the metal cap. The infrared filter seals an opening of the metal cap. The ceramic base, the metal cap and the infrared filter are heated in a vacuum chamber to activate the getter, and to solder the ceramic base, the metal cap and the infrared filter together thereby vacuum packaging the infrared imaging sensor.Type: ApplicationFiled: May 26, 2005Publication date: October 5, 2006Inventors: Tzong-Sheng Lee, Ping-Wei Lin, Hsiang-Fu Chen, Hung-Ti Li, Jeng-Long Ou
-
Publication number: 20050186796Abstract: A method for gap filling between metal-metal lines is provided so that a first dielectric layer forms on a surface and side wall of a plurality of metal lines thereon which is called partially HDP deposition. Then, a portion of the first dielectric layer is removed by a high-density plasma with Ar/O2 to sputter so that a portion of side wall of metal lines is exposed. Afterwards, a second dielectric layer is formed on the first dielectric layer by a method of high density plasma oxide deposition so that the metal lines are completely covered.Type: ApplicationFiled: February 24, 2004Publication date: August 25, 2005Inventors: Ping-Wei Lin, Chao-Sheng Chiang, Kuo-Chuan Kuo
-
Patent number: 6864150Abstract: The present invention disclosed a manufacturing method of shallow trench isolation (STI). By making use of depositing two layer of SiON with specific thickness and different extinction coefficient (k) as the ARC, comprising: (a) Depositing pad oxide/silicon nitride on a substrate as a hard mask for etching; (b) Depositing a layer of high extinction coefficient SiON on said silicon nitride, then depositing a layer of low extinction coefficient SiON as the ARC; (c) Exposing by using a STI mask and developing to form an etching mask of said STI; (d) Etching said SiON, silicon nitride, pad oxide and said substrate to form a shallow trench; (e) Growing an oxide layer on the side-wall and the bottom of said shallow trench to remove damage and decrease leakage; (f) Depositing an oxide layer on said shallow trench and said silicon nitride to fill said shallow trench; (g) planarizing by CMP.Type: GrantFiled: March 6, 2003Date of Patent: March 8, 2005Assignee: Silicon Integrated Systems Corp.Inventors: Ping-Wei Lin, Gwo-Chyuan Kuoh, Chao-Sheng Chiang
-
Publication number: 20040175900Abstract: The present invention disclosed a manufacturing method of shallow trench isolation (STI). By making use of depositing two layer of SiON with specific thickness and different extinction coefficient (k) as the ARC, comprising: (a) Depositing pad oxide/silicon nitride on a substrate as a hard mask for etching; (b) Depositing a layer of high extinction coefficient SiON on said silicon nitride, then depositing a layer of low extinction coefficient SiON as the ARC; (c) Exposing by using a STI mask and developing to form an etching mask of said STI; (d) Etching said SiON, silicon nitride, pad oxide and said substrate to form a shallow trench; (e) Growing an oxide layer on the side-wall and the bottom of said shallow trench to remove damage and decrease leakage; (f) Depositing an oxide layer on said shallow trench and said silicon nitride to fill said shallow trench; (g) planarizing by CMP.Type: ApplicationFiled: March 6, 2003Publication date: September 9, 2004Inventors: Ping-Wei Lin, Gwo-Chyuan Kuoh, Chao-Sheng Chiang
-
Publication number: 20040142562Abstract: A method of fabricating a well-filled STI Structure in a semiconductor substrate. A trench is formed in the semiconductor substrate. A liner oxide and a liner nitride are formed on the bottom and sidewall of the trench subsequently. A HDP oxide layer is deposited in the trench conformally to fill a portion of the trench. A layer of poly-silicon is deposited over the HDP oxide layer conformally. The semiconductor substrate is subjected to a thermal treatment to oxidize the poly-silicon. The surface of the semiconductor substrate is planarized to form a shallow trench isolation structure. The trench is well filled by the oxidized poly-silicon and the HDP oxide without voids and seams.Type: ApplicationFiled: January 16, 2003Publication date: July 22, 2004Inventors: Zhen-Long Chen, Ping-Wei Lin, Chun-Feng Nieh, Fung-Hsu Cheng
-
Publication number: 20030162364Abstract: A method of forming shallow trench isolation (STI) in a substrate. A shield layer is formed on part of the substrate. Using the shield layer as a mask, part of the substrate is removed to form a trench in the substrate. A first insulation layer is formed in part of the trench, where the trench remains an opening. The first insulation layer is partially etched back to leave a remaining first insulation layer at the bottom of the trench and to expose the sidewall of the trench above the remaining first insulation layer. The trench is filled up with a second insulation layer extending onto the shield layer. A planarization is performed on the second insulation layer, where the shield layer serves as a stop layer for the planarization. Thus, a void-free trench isolation area is formed in a substrate.Type: ApplicationFiled: August 6, 2002Publication date: August 28, 2003Inventors: Ping-Wei Lin, Yao Sheng Yu, Ya-Lin Wang
-
Publication number: 20030159655Abstract: An apparatus for depositing an insulation layer in a trench. A wafer loader is used to load a wafer having a trench. A first HDP-CVD chamber adjoins the wafer loader, where the first HDP-CVD chamber is used to deposit a first insulation layer in the trench, and the first trench retains an opening. A vapor-etching chamber adjoins the first HDP-CVD chamber. The vapor-etching chamber is used to remove part of the first insulation layer to leave a remaining first insulation layer at the bottom of the trench and expose the sidewall of the trench above the remaining first insulation layer. A second HDP-CVD chamber adjoins the vapor-etching chamber, where the second HDP-CVD chamber fills the trench by depositing a second insulation layer. A wafer unloader adjoins the second HDP-CVD chamber.Type: ApplicationFiled: August 19, 2002Publication date: August 28, 2003Inventors: Ping-Wei Lin, Gwo-Chyuan Kuoh, Chao Sheng Chiang
-
Publication number: 20030077917Abstract: A method of fabricating a void-free barrier layer located on a semiconductor substrate. First, conductive structures are defined on the semiconductor substrate. Second, a barrier layer is deposited over the conductive structures, wherein the barrier layer has a void between the conductive structures. Third, argon gas is introduced into a HDPCVD chamber to sputter the barrier layer so that the void is eliminated.Type: ApplicationFiled: October 22, 2001Publication date: April 24, 2003Inventors: Ping-Wei Lin, Ming-Kuan Kao, Cheng Chung Hsieh
-
Patent number: 6551900Abstract: A method for improving gate oxide thinning issue at trench corners is disclosed. The method comprises steps as follows. Firstly, a silicon substrate having a trench therein is provided. HDPCVD technology to form a first oxide layer on the sidewall and the bottom of the trench is carried out. After performing an etchback to leave the first oxide layer on the bottom of the trench, a second oxide layer is formed on the first oxide layer and on sidewalls of the trench by LPCVD technology. Thereafter, an isotropic etching is performed so as to remove a substantially portion of the second oxide layer and leave a remnant portion of second oxide layer on the trench corners. As a consequently, the trench corners are smooth. Finally, a thermal oxidation to form a third oxide layer on the sidewall of the trench is carried achieved to accomplish the gate oxide formation.Type: GrantFiled: April 12, 2000Date of Patent: April 22, 2003Inventors: Yifu Chung, Leon Chang, Ping-Wei Lin
-
Publication number: 20020175145Abstract: An HDPCVD oxide layer is deposited over metal lines on a semiconductor substrate. The HDPCVD oxide layer so deposited has ridged portions over the metal lines. The HDPCVD oxide layer is then treated in-situ with an inert gas or reactive gas plasma to remove the ridged portions on the surface. A sacrificial dielectric layer can then be deposited on the HDPCVD oxide layer with good step coverage, thereby to eliminate voids.Type: ApplicationFiled: May 25, 2001Publication date: November 28, 2002Inventors: Shyh-Dar Lee, Ping-Wei Lin, Ming-Kuan Kao
-
Patent number: 6355974Abstract: A method to prevent the formation of a thinner portion of insulating layer, especially a gate oxide layer, at the junction between the side walls and the bottom insulator is disclosed. First, a pad oxide layer is formed on the side walls and the bottom of the trench. Next, a bottom oxide is formed on the lower portion of the trench. Then, the upper portion of the bottom oxide and the exposed pad oxide layer are removed by wet etching to leave a bottom oxide having a concave surface. Next, the conformal gate oxide layer is grown on the exposed side walls of the trench.Type: GrantFiled: May 31, 2000Date of Patent: March 12, 2002Assignee: Mosel Vitelic, Inc.Inventors: Ping-Wei Lin, Ming-Kuan Kao, Jui-Ping Li