Patents by Inventor Piyush Savalia
Piyush Savalia has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20160070339Abstract: Device-based activity classification using predictive feature analysis is described, including evaluating an indicator associated with a predictive feature, identifying an application, using the name, to be performed, and invoking the application, the application being configured to interpret the indicator to determine an operation to perform at one or more levels of a protocol stack using data generated from evaluating a signal detected by a sensor, the sensor being coupled to a wearable device, and the application being configured to perform the operation using other data generated from evaluating another signal detected by another sensor, the another sensor being substantially different than the sensor.Type: ApplicationFiled: November 4, 2014Publication date: March 10, 2016Applicant: AliphComInventors: Stuart Crawford, Piyush Savalia, Prasad Panchalan, Sylvia Hou-Yan Cheng, Chris Singleton, Sheila Nabanja, Ilyas Mohammad, Sumit Sharma
-
Publication number: 20160066857Abstract: Device-based activity classification using predictive feature analysis is described, including receiving a signal from a sensor configured to measure a heart rate coupled to a device, the sensor being configured to sense the signal over a time period, evaluating the signal to generate data associated with the heart rate, the data being further evaluated to select a classifier, invoking the classifier, the classifier being configured to evaluate the data to identify a predictive feature, the predictive feature invoking an application configured to determine a state using a feature interpreter, the application also being configured to evaluate other data from another signal, the signal being configured to detect a respiration rate, and processing the data and the other data using the application and the feature interpreter to generate information associated with sleep, the information being configured to display on an interface associated with the device.Type: ApplicationFiled: November 4, 2014Publication date: March 10, 2016Applicant: AliphComInventors: Stuart Crawford, Piyush Savalia, Prasad Panchalan, Sylvia Hou-Yan Cheng, Chris Singleton, Sheila Nabanja, Ilyas Mohammad, Sumit Sharma
-
Publication number: 20160072554Abstract: Embodiments relate generally to electrical and electronic hardware, computer software, wired and wireless network communications, and computing devices, and, in particular, to near-field antenna structures and formation methods for a wearable pod and/or device implementing a touch-sensitive interface in a metal pod cover. According to an embodiment, forming a wearable pod includes selecting a cradle having an attachment portion, forming an anchor portion to bind to the cradle and to an elastomer. The anchor portion includes a channel to provide support. Further, the method includes selecting an antenna having a width dimension sized less than a width dimension of the channel, disposing a portion of the antenna in the channel, and implementing terminals of the antenna coupled to circuitry of a near-field communication device.Type: ApplicationFiled: September 8, 2014Publication date: March 10, 2016Applicant: AliphComInventors: Sumit Sharma, Piyush Savalia, Chris Singleton, Prasad Panchalan, Iiyas Mohammad
-
Patent number: 9269692Abstract: A microelectronic assembly is provided which includes a first element consisting essentially of at least one of semiconductor or inorganic dielectric material having a surface facing and attached to a major surface of a microelectronic element at which a plurality of conductive pads are exposed, the microelectronic element having active semiconductor devices therein. A first opening extends from an exposed surface of the first element towards the surface attached to the microelectronic element, and a second opening extends from the first opening to a first one of the conductive pads, wherein where the first and second openings meet, interior surfaces of the first and second openings extend at different angles relative to the major surface of the microelectronic element. A conductive element extends within the first and second openings and contacts the at least one conductive pad.Type: GrantFiled: March 25, 2014Date of Patent: February 23, 2016Assignee: Tessera, Inc.Inventors: Vage Oganesian, Belgacem Haba, Ilyas Mohammed, Craig Mitchell, Piyush Savalia
-
Patent number: 9224649Abstract: A microelectronic assembly includes a substrate and an electrically conductive element. The substrate can have a CTE less than 10 ppm/° C., a major surface having a recess not extending through the substrate, and a material having a modulus of elasticity less than 10 GPa disposed within the recess. The electrically conductive element can include a joining portion overlying the recess and extending from an anchor portion supported by the substrate. The joining portion can be at least partially exposed at the major surface for connection to a component external to the microelectronic unit.Type: GrantFiled: August 4, 2014Date of Patent: December 29, 2015Assignee: TESSERA, INC.Inventors: Vage Oganesian, Belgacem Haba, Ilyas Mohammed, Piyush Savalia, Craig Mitchell
-
Publication number: 20150359491Abstract: Embodiments relate generally to a wearable device implementing a touch-sensitive interface in a metal pod cover and/or bioimpedance sensing to determine physiological characteristics, such as heart rate. According to an embodiment, a method includes receiving an amplified signal including a portion of the physiological-related signal component including data representing a physiological characteristic, the amplified signal being derived from bioimpedance signal based on an impedance value of a tissue, and identifying a magnitude of a portion of the physiological-related signal component. Also, the method can compare the magnitude of the portion against another magnitude of a data model (e.g., in a time-domain) to form a matched value.Type: ApplicationFiled: November 4, 2014Publication date: December 17, 2015Applicant: AliphComInventors: Michael Edward Smith Luna, Sidney Primas, John M. Stivoric, Chris Singleton, Piyush Savalia, Prasad Panchalan, Sheila Nabanja, Sylvia Hou-Yan Cheng, Ilyas Mohammad, Sumit Sharma
-
Publication number: 20150334829Abstract: A barrier layer includes a variable-composition nickel alloy layer with a minor constituent of boron, carbon, phosphorus, and tungsten varying throughout the nickel alloy layer in a direction from the bottom surface to the top surface of the nickel alloy layer.Type: ApplicationFiled: July 24, 2015Publication date: November 19, 2015Inventors: Cyprian UZOH, Vage OGANESIAN, Ilyas MOHAMMED, Belgacem Haba, Piyush Savalia, Craig Mitchell
-
Publication number: 20150333050Abstract: A microelectronic assembly is provided in which first and second electrically conductive pads exposed at front surfaces of first and second microelectronic elements, respectively, are juxtaposed, each of the microelectronic elements embodying active semiconductor devices. An electrically conductive element may extend within a first opening extending from a rear surface of the first microelectronic element towards the front surface thereof, within a second opening extending from the first opening towards the front surface of the first microelectronic element, and within a third opening extending through at least one of the first and second pads to contact the first and second pads. Interior surfaces of the first and second openings may extend in first and second directions relative to the front surface of the first microelectronic element, respectively, to define a substantial angle.Type: ApplicationFiled: July 28, 2015Publication date: November 19, 2015Inventors: Vage Oganesian, Belgacem Haba, Ilyas Mohammed, Craig Mitchell, Piyush Savalia
-
Patent number: 9190463Abstract: A capacitor can include a substrate having a first surface, a second surface remote from the first surface, and a through opening extending between the first and second surfaces, first and second metal elements, and a capacitor dielectric layer separating and insulating the first and second metal elements from one another at least within the through opening. The first metal element can be exposed at the first surface and can extend into the through opening. The second metal element can be exposed at the second surface and can extend into the through opening. The first and second metal elements can be electrically connectable to first and second electric potentials. The capacitor dielectric layer can have an undulating shape.Type: GrantFiled: May 30, 2014Date of Patent: November 17, 2015Assignee: Tessera, Inc.Inventors: Ilyas Mohammed, Belgacem Haba, Cyprian Emeka Uzoh, Piyush Savalia, Vage Oganesian
-
Publication number: 20150297145Abstract: Embodiments relate generally to a wearable device implementing a touch-sensitive interface in a metal pod cover and/or bioimpedance sensing to determine physiological characteristics, such as heart rate. According to an embodiment, a wearable device and method includes determining a drive current signal magnitude for a bioimpedance signal to capture data representing a physiological-related component, and selecting the drive current signal magnitude as a function of an impedance of a tissue. Further, the method can include driving the bioimpedance signal to that are configured to convey the bioimpedance signal to the tissue. Also, the method can receive the sensor signal from the tissue, adjust a gain for an amplifier, and apply the gain to data representing the physiological-related component. The method can include generating an amplified signal to include a portion of the physiological-related signal component that includes data representing a physiological characteristic.Type: ApplicationFiled: November 4, 2014Publication date: October 22, 2015Applicant: AliphComInventors: Michael Edward Smith Luna, Sidney Primas, John M. Stivoric, Chris Singleton, Piyush Savalia, Prasad Panchalan, Sheila Nabanja, Sylvia Hou-Yan Cheng, Ilyas Mohammad, Sumit Sharma
-
Publication number: 20150249037Abstract: A microelectronic unit can include a carrier structure having a front surface, a rear surface remote from the front surface, and a recess having an opening at the front surface and an inner surface located below the front surface of the carrier structure. The microelectronic unit can also include a microelectronic element having a top surface adjacent the inner surface, a bottom surface remote from the top surface, and a plurality of contacts at the top surface. The microelectronic unit can also include terminals electrically connected with the contacts of the microelectronic element. The terminals can be electrically insulated from the carrier structure. The microelectronic unit can also include a dielectric region contacting at least the bottom surface of the microelectronic element. The dielectric region can define a planar surface located coplanar with or above the front surface of the carrier structure.Type: ApplicationFiled: May 11, 2015Publication date: September 3, 2015Inventors: Vage Oganesian, Belgacem Haba, Craig Mitchell, Ilyas Mohammed, Piyush Savalia
-
Patent number: 9125333Abstract: Barrier layers for use in electrical applications. In some embodiments the barrier layer is a laminated barrier layer. In some embodiments the barrier layer includes a graded barrier layer.Type: GrantFiled: July 15, 2011Date of Patent: September 1, 2015Assignee: Tessera, Inc.Inventors: Cyprian Uzoh, Vage Oganesian, Ilyas Mohammed, Belgacem Haba, Piyush Savalia, Craig Mitchell
-
Publication number: 20150236002Abstract: A microelectronic assembly can include a substrate having first and second surfaces, at least two logic chips overlying the first surface, and a memory chip having a front surface with contacts thereon, the front surface of the memory chip confronting a rear surface of each logic chip. The substrate can have conductive structure thereon and terminals exposed at the second surface for connection with a component. Signal contacts of each logic chip can be directly electrically connected to signal contacts of the other logic chips through the conductive structure of the substrate for transfer of signals between the logic chips. The logic chips can be adapted to simultaneously execute a set of instructions of a given thread of a process. The contacts of the memory chip can be directly electrically connected to the signal contacts of at least one of the logic chips through the conductive structure of the substrate.Type: ApplicationFiled: February 16, 2015Publication date: August 20, 2015Inventors: Belgacem Haba, Ilyas Mohammed, Piyush Savalia
-
Publication number: 20150221551Abstract: A method of forming a conductive element on a substrate and the resulting assembly are provided. The method includes forming a groove in a sacrificial layer overlying a dielectric region disposed on a substrate. The groove preferably extends along a sloped surface of the substrate. The sacrificial layer is preferably removed by a non-photolithographic method, such as ablating with a laser, mechanical milling, or sandblasting. A conductive element is formed in the groove. The grooves may be formed. The grooves and conductive elements may be formed along any surface of the substrate, including within trenches and vias formed therein, and may connect to conductive pads on the front and/or rear surface of the substrate. The conductive elements are preferably formed by plating and may or may not conform to the surface of the substrate.Type: ApplicationFiled: April 14, 2015Publication date: August 6, 2015Inventors: Vage Oganesian, Belgacem Haba, Ilyas Mohammed, Craig Mitchell, Piyush Savalia
-
Patent number: 9099479Abstract: A microelectronic unit can include a carrier structure having a front surface, a rear surface remote from the front surface, and a recess having an opening at the front surface and an inner surface located below the front surface of the carrier structure. The microelectronic unit can also include a microelectronic element having a top surface adjacent the inner surface, a bottom surface remote from the top surface, and a plurality of contacts at the top surface. The microelectronic unit can also include terminals electrically connected with the contacts of the microelectronic element. The terminals can be electrically insulated from the carrier structure. The microelectronic unit can also include a dielectric region contacting at least the bottom surface of the microelectronic element. The dielectric region can define a planar surface located coplanar with or above the front surface of the carrier structure.Type: GrantFiled: September 14, 2012Date of Patent: August 4, 2015Assignee: Tessera, Inc.Inventors: Vage Oganesian, Belgacem Haba, Craig Mitchell, Ilyas Mohammed, Piyush Savalia
-
Patent number: 9099296Abstract: A microelectronic assembly is provided in which first and second electrically conductive pads exposed at front surfaces of first and second microelectronic elements, respectively, are juxtaposed, each of the microelectronic elements embodying active semiconductor devices. An electrically conductive element may extend within a first opening extending from a rear surface of the first microelectronic element towards the front surface thereof, within a second opening extending from the first opening towards the front surface of the first microelectronic element, and within a third opening extending through at least one of the first and second pads to contact the first and second pads. Interior surfaces of the first and second openings may extend in first and second directions relative to the front surface of the first microelectronic element, respectively, to define a substantial angle.Type: GrantFiled: October 23, 2013Date of Patent: August 4, 2015Assignee: Tessera, Inc.Inventors: Vage Oganesian, Belgacem Haba, Ilyas Mohammed, Craig Mitchell, Piyush Savalia
-
Patent number: 9041133Abstract: A microelectronic image sensor assembly for backside illumination and method of making same are provided. The assembly includes a microelectronic element having contacts exposed at a front face and light sensing elements arranged to receive light of different wavelengths through a rear face. A semiconductor region has an opening overlying at least one of first and second light sensing elements, the semiconductor region having a first thickness between the first light sensing element and the rear face and a second thickness between the second light sensing element and the rear face. A light-absorbing material overlies the semiconductor region within the opening above at least one of the light sensing elements such that the first and second light sensing elements receive light of substantially the same intensity.Type: GrantFiled: May 19, 2011Date of Patent: May 26, 2015Assignee: NAN CHANG O-FILM OPTOELECTRONICS TECHNOLOGY LTDInventors: Vage Oganesian, Belgacem Haba, Ilyas Mohammed, Piyush Savalia, Craig Mitchell
-
Publication number: 20150140807Abstract: A microelectronic unit can include a substrate having front and rear surfaces and active semiconductor devices therein, the substrate having a plurality of openings arranged in a symmetric or asymmetric distribution across an area of the rear surface, first and second conductive vias connected to first and second pads exposed at the front surface, pluralities of first and second conductive interconnects extending within respective ones of the openings, and first and second conductive contacts exposed for interconnection with an external element. The plurality of first conductive interconnects can be separated from the plurality of second conductive interconnects by at least one of the plurality of openings, the at least one opening at least partially filled with an insulating material. The distribution of the openings can include at least m openings spaced apart in a first direction and n openings spaced apart in a second direction transverse to the first direction.Type: ApplicationFiled: January 30, 2015Publication date: May 21, 2015Inventors: Ilyas Mohammed, Belgacem Haba, Cyprian Emeka Uzoh, Piyush Savalia
-
Publication number: 20150130077Abstract: A method of fabricating a semiconductor assembly can include providing a semiconductor element having a front surface, a rear surface, and a plurality of conductive pads, forming at least one hole extending at least through a respective one of the conductive pads by processing applied to the respective conductive pad from above the front surface, forming an opening extending from the rear surface at least partially through a thickness of the semiconductor element, such that the at least one hole and the opening meet at a location between the front and rear surfaces, and forming at least one conductive element exposed at the rear surface for electrical connection to an external device, the at least one conductive element extending within the at least one hole and at least into the opening, the conductive element being electrically connected with the respective conductive pad.Type: ApplicationFiled: September 27, 2014Publication date: May 14, 2015Inventors: Vage Oganesian, Belgacem Haba, Ilyas Mohammed, Craig Mitchell, Piyush Savalia
-
Patent number: 9018769Abstract: A method of forming a conductive element on a substrate and the resulting assembly are provided. The method includes forming a groove in a sacrificial layer overlying a dielectric region disposed on a substrate. The groove preferably extends along a sloped surface of the substrate. The sacrificial layer is preferably removed by a non-photolithographic method, such as ablating with a laser, mechanical milling, or sandblasting. A conductive element is formed in the groove. The grooves may be formed. The grooves and conductive elements may be formed along any surface of the substrate, including within trenches and vias formed therein, and may connect to conductive pads on the front and/or rear surface of the substrate. The conductive elements are preferably formed by plating and may or may not conform to the surface of the substrate.Type: GrantFiled: April 2, 2014Date of Patent: April 28, 2015Assignee: Tessera, Inc.Inventors: Vage Oganesian, Belgacem Haba, Ilyas Mohammed, Craig Mitchell, Piyush Savalia