Patents by Inventor Po-Hsin Lin
Po-Hsin Lin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10193022Abstract: A pixel structure includes a substrate, a gate electrode disposed on the substrate, a capacitor electrode disposed on the substrate, a first insulation layer, an active layer disposed on the first insulation layer, a drain electrode, a source electrode and an extension electrode. The capacitor electrode is spaced apart from the gate electrode. The first insulation layer covers the gate electrode and the capacitor electrode. The first insulation layer has a recess vertically above the capacitor electrode. The drain and the source electrodes are disposed on the active layer and spaced apart from each other. The extension electrode extends from the drain electrode or the source electrode into the recess.Type: GrantFiled: November 17, 2017Date of Patent: January 29, 2019Assignee: E Ink Holdings Inc.Inventors: Xue-Hung Tsai, Wei-Tsung Chen, Henry Wang, Po-Hsin Lin
-
Patent number: 10186430Abstract: A method of manufacturing a transistor, includes: (i) forming a metal-oxide semiconductor layer over a substrate; (ii) forming a source electrode and a drain electrode on different sides of the metal-oxide semiconductor layer; (iii) forming a dielectric layer over the source electrode, the drain electrode, and the metal-oxide semiconductor layer; (iv) forming a hydrogen-containing insulating layer over the dielectric layer, in which the hydrogen-containing insulating layer has an aperture exposing a surface of the dielectric layer, and the aperture is overlapped with the metal-oxide semiconductor layer when viewed in a direction perpendicular to the surface; (v) increasing a hydrogen concentration of a portion of the metal-oxide semiconductor layer by treating the hydrogen-containing insulating layer so to form a source region and a drain region; and (vi) forming a gate electrode in the aperture.Type: GrantFiled: May 12, 2017Date of Patent: January 22, 2019Assignee: E Ink Holdings Inc.Inventors: Wei-Tsung Chen, Po-Hsin Lin, Xue-Hung Tsai
-
Publication number: 20180323342Abstract: A pixel structure includes a substrate, a gate electrode disposed on the substrate, a capacitor electrode disposed on the substrate, a first insulation layer, an active layer disposed on the first insulation layer, a drain electrode, a source electrode and an extension electrode. The capacitor electrode is spaced apart from the gate electrode. The first insulation layer covers the gate electrode and the capacitor electrode. The first insulation layer has a recess vertically above the capacitor electrode. The drain and the source electrodes are disposed on the active layer and spaced apart from each other. The extension electrode extends from the drain electrode or the source electrode into the recess.Type: ApplicationFiled: November 17, 2017Publication date: November 8, 2018Inventors: Xue-Hung TSAI, Wei-Tsung CHEN, Henry WANG, Po-Hsin LIN
-
Patent number: 10054810Abstract: A display apparatus includes at least one pixel structure, which includes an active device, an electric insulation layer and a pixel electrode. The electric insulation layer is disposed on the active device. The electric insulation layer has a trench and a via. The via is located on a bottom surface of the trench. A portion of the electric insulation layer surrounding the trench is monolithically connected to another portion of the electric insulation layer surrounding the via. A pixel electrode has a first electrode portion and a second electrode portion connected to each other. The first electrode portion is located in the trench. A thickness of the first electrode portion is less than a depth of the trench. The second electrode portion is located in the via and is electrically connected to the active device through the via.Type: GrantFiled: July 6, 2017Date of Patent: August 21, 2018Assignee: E Ink Holdings Inc.Inventors: Xue-Hung Tsai, Wei-Tsung Chen, Henry Wang, Po-Hsin Lin
-
Patent number: 10026355Abstract: A display device includes a substrate and a peripheral circuit structure on the substrate. The peripheral circuit includes a common electrode layer between the ESD protection diode and a pixel unit of the substrate, an ESD protection diode, an isolation layer covering the common electrode layer, a first conductive line on the isolation layer and over the common electrode layer, and a second conductive line on the isolation layer and over the common electrode layer. Two ends of the first conductive line are respectively electrically connected to the ESD protection diode and the pixel unit. Two ends of the second conductive line are electrically connected to the first conductive line on positions that are between the ESD protection diode and the common electrode layer and between the pixel unit and the common electrode layer to respectively form a first junction and a second junction.Type: GrantFiled: February 1, 2018Date of Patent: July 17, 2018Assignee: E Ink Holdings Inc.Inventors: Henry Wang, Po-Hsin Lin
-
Publication number: 20180088397Abstract: A display apparatus includes at least one pixel structure, which includes an active device, an electric insulation layer and a pixel electrode. The electric insulation layer is disposed on the active device. The electric insulation layer has a trench and a via. The via is located on a bottom surface of the trench. A portion of the electric insulation layer surrounding the trench is monolithically connected to another portion of the electric insulation layer surrounding the via. A pixel electrode has a first electrode portion and a second electrode portion connected to each other. The first electrode portion is located in the trench. A thickness of the first electrode portion is less than a depth of the trench. The second electrode portion is located in the via and is electrically connected to the active device through the via.Type: ApplicationFiled: July 6, 2017Publication date: March 29, 2018Inventors: Xue-Hung TSAI, Wei-Tsung CHEN, Henry WANG, Po-Hsin LIN
-
Publication number: 20180047587Abstract: A method of manufacturing a transistor, includes: (i) forming a metal-oxide semiconductor layer over a substrate; (ii) forming a source electrode and a drain electrode on different sides of the metal-oxide semiconductor layer; (iii) forming a dielectric layer over the source electrode, the drain electrode, and the metal-oxide semiconductor layer; (iv) forming a hydrogen-containing insulating layer over the dielectric layer, in which the hydrogen-containing insulating layer has an aperture exposing a surface of the dielectric layer, and the aperture is overlapped with the metal-oxide semiconductor layer when viewed in a direction perpendicular to the surface; (v) increasing a hydrogen concentration of a portion of the metal-oxide semiconductor layer by treating the hydrogen-containing insulating layer so to form a source region and a drain region; and (vi) forming a gate electrode in the aperture.Type: ApplicationFiled: May 12, 2017Publication date: February 15, 2018Inventors: Wei-Tsung CHEN, Po-Hsin LIN, Xue-Hung TSAI
-
Patent number: 9653530Abstract: An OLED module equipped with vertical electric connection structure includes a substrate, a plurality of OLED clusters, an anode wire structure and a cathode wire structure. The substrate is extended toward a first direction. The OLED clusters are located on the substrate in the first direction. The anode wire structure includes a bottom layer wire set, an insulation layer, a middle wire layer set and a top layer wire set. The bottom layer wire set is located on the substrate. The insulation layer is located on the bottom layer wire set. The top layer wire set is located on the insulation layer. The cathode wire structure is located on the substrate and extended axially thereof. The middle layer wire set runs through the insulation layer and forms vertical connection between the bottom layer wire set and the top layer wire set.Type: GrantFiled: February 3, 2016Date of Patent: May 16, 2017Assignee: WiseChip Semiconductor Inc.Inventors: Po-Hsin Lin, Shih-Hung Chang, Shang-Chih Lin, Chia-Chi Huang, I-Hsuan Lin, Sheng-Hsu Shih, Chien-Hsun Chen, Yung-Cheng Tsai, Chien-Le Li
-
Patent number: 9622366Abstract: A display panel having a wireless charging function is provided, and the display panel includes a first substrate, an induction coil layer, a display pixel layer, and a second substrate. The induction coil layer is disposed on the first substrate. The induction coil layer includes at least one induction coil. The induction coil layer is adapted for collaborating with a wireless charging power supply, such that the induction coil layer executes the wireless charging function. The display pixel layer is disposed on the induction coil layer. The second substrate is disposed on the display pixel layer.Type: GrantFiled: May 10, 2013Date of Patent: April 11, 2017Assignee: E Ink Holdings Inc.Inventors: Chin-Wen Lin, Po-Hsin Lin, Chi-Liang Wu, Ted-Hong Shinn
-
Publication number: 20160260793Abstract: An OLED module equipped with vertical electric connection structure includes a substrate, a plurality of OLED clusters, an anode wire structure and a cathode wire structure. The substrate is extended toward a first direction. The OLED clusters are located on the substrate in the first direction. The anode wire structure includes a bottom layer wire set, an insulation layer, a middle wire layer set and a top layer wire set. The bottom layer wire set is located on the substrate. The insulation layer is located on the bottom layer wire set. The top layer wire set is located on the insulation layer. The cathode wire structure is located on the substrate and extended axially thereof The middle layer wire set runs through the insulation layer and forms vertical connection between the bottom layer wire set and the top layer wire set.Type: ApplicationFiled: February 3, 2016Publication date: September 8, 2016Inventors: Po-Hsin LIN, Shih-Hung CHANG, Shang-Chih LIN, Chia-Chi HUANG, I-Hsuan LIN, Sheng-Hsu SHIH, Chien-Hsun CHEN, Yung-Cheng TSAI, Chien-Le LI
-
Patent number: 9275569Abstract: A threshold voltage sensing circuit applied in a display panel includes a first sensor and a second sensor. The first sensor positioned in the display panel receives an operation signal at a regular time point after start-up and continuously receives multiple driving signals which are the same as those received by the pixel circuits of the display panel and outputs a first output voltage accordingly. The second sensor positioned in the display panel receives the driving signals at a regular time point after start-up and outputs a second output voltage accordingly. When the voltage difference between the first output voltage and the second output voltage is beyond a variation standard, the low level of the gate voltage of the pixel circuit is adjusted.Type: GrantFiled: June 24, 2013Date of Patent: March 1, 2016Assignee: E Ink Holdings Inc.Inventors: Chi-Liang Wu, Po-Hsin Lin, Young-Ran Chuang, Chin-Wen Lin, Ted-Hong Shinn
-
Publication number: 20150364499Abstract: A substrate structure including a flexible substrate, a gate line, a gate, an inorganic insulation layer, a semiconductor layer, a source, a drain, an inorganic passivation layer and an organic insulation layer is provided. The gate is electrically connected to the gate line. The inorganic insulation layer covers the gate and exposes a portion of the flexible substrate. The semiconductor layer is disposed on the inorganic insulation layer and disposed corresponding to the gate. The source and the drain extend from the inorganic insulation layer to the semiconductor layer and expose a portion of the semiconductor layer. The inorganic passivation layer covers portions of the source and the drain and directly contacts to the semiconductor layer exposed by the source and the drain. The organic insulation layer covers the source, the drain, the inorganic passivation layer and the flexible substrate exposed by the inorganic insulation layer.Type: ApplicationFiled: March 24, 2015Publication date: December 17, 2015Inventors: Kuan-Yi Lin, Po-Hsin Lin, Fang-An Shu, Cheng-Hang Hsu, Tzung-Wei Yu
-
Patent number: 9177498Abstract: A display panel includes a gate driving circuit and a control circuit. The gate driving circuit includes a plurality of circuit stages. An Nth-circuit stage of the circuit stages includes a start unit, a drive unit, a first pull-down unit, a second pull-down unit, and a current detecting unit. The drive unit is configured to provide a dock signal to an Nth-output terminal. The first pull-down unit is configured to make an enable node have a first pull-down voltage. The second pull-down unit is configured to provide a disable node with a second pull-down voltage. The current detecting unit is configured to detect an error current passing through the first pull-down unit and output an error signal according to the error current. The control circuit is configured to adjust the second pull-down voltage according to the error signal of the Nth-circuit stage.Type: GrantFiled: November 11, 2013Date of Patent: November 3, 2015Assignee: E Ink Holdings Inc.Inventors: Chi-Liang Wu, Po-Hsin Lin, Chin-Wen Lin, Ted-Hong Shinn
-
Patent number: 9068729Abstract: A lamp including a light source, a reflective unit and a light modulation module is provided. The light source provides an illuminating light, and the reflective unit reflects the illuminating light. The light modulation module is disposed between the light source and the reflective unit. In the light modulation module, a region where movable light absorbing materials exist is a light absorbing region, and a region where the movable light absorbing materials are absent is a light penetration region. By applying different electrical fields to the movable light absorbing materials, sizes and locations of the light absorbing region and the light penetration region can be changed. A portion of the illuminating light irradiating the light penetration region penetrates through the light penetration region, is transmitted to the reflective unit, being reflected by the reflective unit, and penetrates through the light penetration region again sequentially.Type: GrantFiled: March 15, 2013Date of Patent: June 30, 2015Assignee: E Ink Holdings Inc.Inventors: Chi-Liang Wu, Po-Hsin Lin, Chin-Wen Lin, Ted-Hong Shinn
-
Patent number: 9012906Abstract: A thin film transistor disposed on a substrate is provided. The TFT includes a gate layer, an insulation layer, a carrier transmission layer, a passivation layer, a first source/drain layer, and a second source/drain layer. The gate layer is disposed on the substrate. The insulation layer is disposed on the gate layer. The carrier transmission layer is disposed on the insulation layer. The carrier transmission layer includes an active layer and a mobility enhancement layer. The passivation layer is disposed on the active layer. The first source/drain layer is disposed on the active layer. The second source/drain layer is disposed on the active layer. The mobility enhancement layer includes a first element. The active layer includes a second element. The electronegativity of the first element is smaller than that of the second element to enhance the carrier mobility of the active layer.Type: GrantFiled: November 29, 2012Date of Patent: April 21, 2015Assignee: E Ink Holdings Inc.Inventors: Chia-Chun Yeh, Xue-Hung Tsai, Po-Hsin Lin
-
Patent number: 8879144Abstract: A driving substrate is disclosed. The driving substrate includes a first substrate. The first substrate has a display zone and a border zone surrounding the display zone. The border zone includes at least one active area and at least one non-active area. The active area includes a first conductive layer disposed on the first substrate. The non-active area connects the active area to form the border zone. A display using the driving substrate is also disclosed.Type: GrantFiled: December 16, 2012Date of Patent: November 4, 2014Assignee: E Ink Holdings Inc.Inventors: Chin-Wei Lin, Po-Hsin Lin, Chi-Liang Wu, Ted-Hong Shinn
-
Patent number: 8847227Abstract: A display panel circuit structure includes a substrate, a first metal layer, a second metal layer, and a third metal layer. The first metal layer is disposed on the substrate. The second metal layer is disposed on the first metal layer and electrically connected to the first metal layer, in which the second metal layer has a pad area and a trace area connected to the pad area. The line width of the second metal layer in the pad area is greater than the line width of the second metal layer in the trace area. The third metal layer is disposed on the second metal layer, in which the third metal layer does not overlap the second metal layer n the trace area.Type: GrantFiled: November 23, 2012Date of Patent: September 30, 2014Assignee: E Ink Holdings Inc.Inventors: Po-Hsin Lin, Chi-Liang Wu, Chin-Wen Lin, Ted-Hong Shinn
-
Publication number: 20140264448Abstract: A method is provided for forming a gate contact for a compound semiconductor device. The gate contact is formed from a gate contact portion and a top or wing contact portion. The method allows for the tunablity of the size of the wing contact portion, while retaining the size of the gate contact portion based on a desired operational frequency. This is accomplished by providing for one or more additional conductive material processes on the wing contact portion to increase the cross-sectional area of the wing contact portion reducing the gate resistance, while maintaing the length of the gate contact portion to maintain the operating frequency of the device.Type: ApplicationFiled: March 15, 2013Publication date: September 18, 2014Applicant: Northrop Grumman Systems CorporationInventors: CAROL O. NAMBA, Po-Hsin Lin, Poust Sumiko, Ioulia Smorchkova, Michael Wojtowicz, Ronald Grundbacher
-
Publication number: 20140225882Abstract: A display panel includes a gate driving circuit and a control circuit. The gate driving circuit includes a plurality of circuit stages. An Nth-circuit stage of the circuit stages includes a start unit, a drive unit, a first pull-down unit, a second pull-down unit, and a current detecting unit. The drive unit is configured to provide a dock signal to an Nth-output terminal. The first pull-down unit is configured to make an enable node have a first pull-down voltage. The second pull-down unit is configured to provide a disable node with a second pull-down voltage. The current detecting unit is configured to detect an error current passing through the first pull-down unit and output an error signal according to the error current. The control circuit is configured to adjust the second pull-down voltage according to the error signal of the Nth-circuit stage.Type: ApplicationFiled: November 11, 2013Publication date: August 14, 2014Applicant: E Ink Holdings Inc.Inventors: Chi-Liang WU, Po-Hsin LIN, Chin-Wen LIN, Ted-Hong SHINN
-
Publication number: 20140211455Abstract: An image display device with organic light-emitting diodes (OLEDs) includes a first cover and an organic light-emitting diode (OLED) module. The first cover has a first light transparent zone and a first mask zone. The first light transparent zone forms a first image. The first mask zone is complementary with the first light transparent zone. The OLED module is positioned against the first cover and includes a plurality of juxtaposed organic light emitting diode (OLED) pixels emitting light to project to the first cover. The light includes transmission light and reflective light. The transmission light passes through the first light transparent zone to display the first image. The reflective light is blocked by the first mask zone. Thus the first image can be displayed with a continuous and smooth border on the curvature contour to improve resolution and visual appeal.Type: ApplicationFiled: January 24, 2014Publication date: July 31, 2014Applicant: WiseChip Semiconductor Inc.Inventors: PO-HSIN LIN, SHIH-HUNG CHANG, SHANG-CHIH LIN, I-HSUAN LIN