Patents by Inventor Po-Yi SHIH
Po-Yi SHIH has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240129213Abstract: A link down detector and a link down detecting method for Ethernet are provided. The link down detecting method includes the following steps. Firstly, a received signal is received, and a high-frequency band signal is extracted from the received signal. Consequently, the high-frequency band signal is formed as an extraction signal. Then, a high-frequency band power value of the extraction signal is calculated, and a full band power value of the received signal is calculated. Then, a ratio value of the high-frequency band power value to the full band power value is calculated. In a link up status, if the ratio value is changed dramatically in a specified time, a link down signal is asserted to indicate that a network device connected to the Ethernet is switched to a link down status.Type: ApplicationFiled: May 11, 2023Publication date: April 18, 2024Inventors: Po-Hsuan LEE, I-Chuan CHIU, Shih-Yi SHIH
-
Publication number: 20240071308Abstract: A pixel circuit includes a capacitor, a light emitting control transistor, a driving transistor, and multiple light emitting transistors. The light emitting control transistor includes a gate electrode coupled to a light emitting control signal, a source electrode coupled to a supply voltage, and a drain electrode. The driving transistor includes a gate electrode coupled to the capacitor, a source electrode coupled to the drain electrode of the light emitting control transistor, and a drain electrode. Each light emitting transistor includes a gate electrode coupled to a respective light emitting signal, a source electrode coupled to the drain electrode of the driving transistor, and a drain electrode coupled to a respective light emitting element. Each light emitting signal turns on the respective light emitting transistor during a respective light emitting period within a frame period to cause the respective light emitting element to emit a light.Type: ApplicationFiled: November 8, 2023Publication date: February 29, 2024Applicant: Viewtrix Technology Co., Ltd.Inventors: Jing GU, Po-Yi SHIH
-
Publication number: 20240036739Abstract: A method for performing data fragmentation reduction control of a memory device in a predetermined communications architecture with aid of fragmentation information detection, associated apparatus and computer-readable medium are provided.Type: ApplicationFiled: October 27, 2022Publication date: February 1, 2024Applicant: Silicon Motion, Inc.Inventor: Po-Yi Shih
-
Patent number: 11854477Abstract: A pixel circuit includes a capacitor, a light emitting control transistors, a driving transistor, and multiple light emitting transistors. The light emitting control transistor includes a gate electrode coupled to a light emitting control signal, a source electrode coupled to a supply voltage, and a drain electrode. The driving transistor includes a gate electrode coupled to the capacitor, a source electrode coupled to the drain electrode of the light emitting control transistor, and a drain electrode. Each light emitting transistor includes a gate electrode coupled to a respective light emitting signal, a source electrode coupled to the drain electrode of the driving transistor, and a drain electrode coupled to a respective light emitting element. Each light emitting signal turns on the respective light emitting transistor during a respective light emitting period within a frame period to cause the respective light emitting element to emit a light.Type: GrantFiled: October 6, 2016Date of Patent: December 26, 2023Assignee: VIEWTRIX TECHNOLOGY CO., LTD.Inventors: Jing Gu, Po-Yi Shih
-
Publication number: 20230305716Abstract: A method for evaluating a margin of at least one parameter utilized by a transmission interface includes: step (A) setting a value of a first parameter utilized by a host device to a first test value selected from a first group; (B) setting a value of a second parameter utilized by a data storage device to a second test value selected from a second group; (C) controlling the data storage device to perform a predetermined testing procedure to test whether the data storage device functions normally when the first test value and the second test value are applied; and (D) changing the first test value or the second test value and re-performing steps (A) to (C), wherein step (D) is repeatedly performed until all the test values in the first group and the second group have been tested.Type: ApplicationFiled: December 5, 2022Publication date: September 28, 2023Applicant: Silicon Motion, Inc.Inventor: Po-Yi Shih
-
Patent number: 11650942Abstract: The invention relates to a method, a non-transitory computer-readable storage medium, and an apparatus for executing an embedded multi-media card (eMMC) command. The method is performed by a processing unit of a flash controller to include: receiving an eMMC command from a host side; and performing a first function associated with a host performance acceleration (HPA) mode according to content of reserved bits of the eMMC command. The HPA mode allows the host side to allocate space in a system memory as an HPA buffer. The HPA buffer stores logical-block-address to physical-block-address (L2P) mapping entries obtained from the flash controller, and each L2P mapping entry stores information indicating which physical address that user data of a corresponding logical address is physically stored in a flash device, thereby enabling the host side to issue an HPA read command carrying the physical address to the flash controller.Type: GrantFiled: July 15, 2022Date of Patent: May 16, 2023Assignee: SILICON MOTION, INC.Inventor: Po-Yi Shih
-
Patent number: 11544186Abstract: The invention relates to methods, and an apparatus for data reads in a host performance acceleration (HPA) mode. One method is performed by a host side to include: searching an HPA buffer in a system memory for a logical-block-address to physical-block-address (L2P) mapping entry corresponding to a logical block address (LBA); issuing a switch command to a flash controller to request the flash controller to activate an HPA function, and does not activate an acquisition function for an L2P mapping table, where the host side and the flash controller communicate with each other in an embedded multi-media card (eMMC) protocol; issuing a write_multiple_block command to the flash controller to transfer a first data block to the flash controller, which includes the first L2P mapping entry; and issuing a read_multiple_block command to obtain data corresponding to the first L2P mapping entry from the flash controller.Type: GrantFiled: May 19, 2021Date of Patent: January 3, 2023Assignee: SILICON MOTION, INC.Inventor: Po-Yi Shih
-
Patent number: 11544185Abstract: The invention relates to methods, and an apparatus for data reads in a host performance acceleration (HPA) mode. One method is performed by a host side to include: issuing a switch command to a flash controller to request the flash controller to activate an HPA function, and an acquisition function for a logical-block-address to physical-block-address (L2P) mapping table; issuing a write_multiple_block command to the flash controller to transfer a data block to a flash controller, where the data block includes a region number and a sub-region number; issuing a read_multiple_block command to the flash controller to obtain a plurality of L2P mapping entries corresponding to the region number and the sub-region number from the flash controller. The host side and the flash controller communicate with each other in an embedded multi-media card (eMMC) protocol.Type: GrantFiled: May 19, 2021Date of Patent: January 3, 2023Assignee: SILICON MOTION, INC.Inventor: Po-Yi Shih
-
Publication number: 20220350758Abstract: The invention relates to a method, a non-transitory computer-readable storage medium, and an apparatus for executing an embedded multi-media card (eMMC) command. The method is performed by a processing unit of a flash controller to include: receiving an eMMC command from a host side; and performing a first function associated with a host performance acceleration (HPA) mode according to content of reserved bits of the eMMC command. The HPA mode allows the host side to allocate space in a system memory as an HPA buffer. The HPA buffer stores logical-block-address to physical-block-address (L2P) mapping entries obtained from the flash controller, and each L2P mapping entry stores information indicating which physical address that user data of a corresponding logical address is physically stored in a flash device, thereby enabling the host side to issue an HPA read command carrying the physical address to the flash controller.Type: ApplicationFiled: July 15, 2022Publication date: November 3, 2022Applicant: Silicon Motion, Inc.Inventor: Po-Yi SHIH
-
Patent number: 11449806Abstract: A method for performing memory access management with aid of machine learning in a memory device, the associated memory device and the controller thereof, and the associated electronic device are provided. The method may include: in the memory device, during a training phase, performing machine learning according to a predetermined database regarding threshold voltage distribution, to generate at least one threshold voltage identification model, wherein the at least one threshold voltage identification model is utilized for determining bit information read from a memory cell of the NV memory; and in the memory device, during an identification phase, obtaining representative information of one or more reference voltages when reading the NV memory, for performing machine identification according to the at least one threshold voltage identification model to generate read data, wherein the read data includes the bit information.Type: GrantFiled: February 11, 2019Date of Patent: September 20, 2022Assignee: Silicon Motion, Inc.Inventor: Po-Yi Shih
-
Patent number: 11429545Abstract: The invention relates to methods, and an apparatus for data reads in a host performance acceleration (HPA) mode. One method is performed in a host side to include: obtaining a value of an extended device-specific data (Ext_CSD) register in a flash controller from the flash controller, where the host side and the flash controller communicate with each other in an embedded multi-media card (eMMC) protocol; and allocating space in a system memory as an HPA buffer, and storing a plurality of first logical-block-address to physical-block-address (L2P) mapping entries obtained from the flash controller when the value of the Ext_CSD register comprises information indicating that an HPA function is supported, where each L2P mapping entry stores information indicating which physical address that user data of a corresponding logical address is physically stored in a flash device.Type: GrantFiled: May 19, 2021Date of Patent: August 30, 2022Assignee: SILICON MOTION, INC.Inventor: Po-Yi Shih
-
Publication number: 20220019526Abstract: The invention relates to methods, and an apparatus for data reads in a host performance acceleration (HPA) mode. One method is performed by a host side to include: searching an HPA buffer in a system memory for a logical-block-address to physical-block-address (L2P) mapping entry corresponding to a logical block address (LBA); issuing a switch command to a flash controller to request the flash controller to activate an HPA function, and does not activate an acquisition function for an L2P mapping table, where the host side and the flash controller communicate with each other in an embedded multi-media card (eMMC) protocol; issuing a write_multiple_block command to the flash controller to transfer a first data block to the flash controller, which includes the first L2P mapping entry; and issuing a read_multiple_block command to obtain data corresponding to the first L2P mapping entry from the flash controller.Type: ApplicationFiled: May 19, 2021Publication date: January 20, 2022Applicant: Silicon Motion, Inc.Inventor: Po-Yi SHIH
-
Publication number: 20220019547Abstract: The invention relates to methods, and an apparatus for data reads in a host performance acceleration (HPA) mode. One method is performed in a host side to include: obtaining a value of an extended device-specific data (Ext_CSD) register in a flash controller from the flash controller, where the host side and the flash controller communicate with each other in an embedded multi-media card (eMMC) protocol; and allocating space in a system memory as an HPA buffer, and storing a plurality of first logical-block-address to physical-block-address (L2P) mapping entries obtained from the flash controller when the value of the Ext_CSD register comprises information indicating that an HPA function is supported, where each L2P mapping entry stores information indicating which physical address that user data of a corresponding logical address is physically stored in a flash device.Type: ApplicationFiled: May 19, 2021Publication date: January 20, 2022Applicant: Silicon Motion, Inc.Inventor: Po-Yi SHIH
-
Publication number: 20220019525Abstract: The invention relates to methods, and an apparatus for data reads in a host performance acceleration (HPA) mode. One method is performed by a host side to include: issuing a switch command to a flash controller to request the flash controller to activate an HPA function, and an acquisition function for a logical-block-address to physical-block-address (L2P) mapping table; issuing a write_multiple_block command to the flash controller to transfer a data block to a flash controller, where the data block includes a region number and a sub-region number; issuing a read_multiple_block command to the flash controller to obtain a plurality of L2P mapping entries corresponding to the region number and the sub-region number from the flash controller. The host side and the flash controller communicate with each other in an embedded multi-media card (eMMC) protocol.Type: ApplicationFiled: May 19, 2021Publication date: January 20, 2022Applicant: Silicon Motion, Inc.Inventor: Po-Yi SHIH
-
Patent number: 11176880Abstract: An apparatus includes a graphics pipeline and a pixel data reordering module. The graphics pipeline is configured to generate a plurality pieces of pixel data of a frame. The plurality pieces of pixel data of the frame are associated with a first order in which the plurality pieces of pixel data of the frame are to be provided to a display panel having an array of pixels. Each piece of pixel data of the frame corresponds to one pixel of the array of pixels. The array of pixels are divided into a plurality of groups of pixels. The pixel data reordering module is configured to cause the plurality pieces of pixel data of the frame to be obtained by the display panel in a second order. The second order is determined based on at least a manner in which the array of pixels are divided into the groups of pixels.Type: GrantFiled: June 14, 2018Date of Patent: November 16, 2021Assignee: SHENZHEN YUNYINGGU TECHNOLOGY CO., LTDInventors: Jing Gu, Po-Yi Shih
-
Patent number: 10691569Abstract: A system for testing a data storage device includes the data storage device, an electronic device and a computer device. The electronic device includes a host device coupled to the data storage device and communicating with the data storage device via an interface logic. The computer device is coupled to the electronic device and is configured to issue a plurality of commands to test the data storage device in a test procedure. When the electronic device has been successfully started up, the computer device issues a first command to the electronic device to trigger the electronic device to enter a hibernate mode. After waiting for a first predetermined period of time, the computer device issues a second command to the electronic device, so as to wake up the electronic device.Type: GrantFiled: October 18, 2018Date of Patent: June 23, 2020Assignee: Silicon Motion, Inc.Inventor: Po-Yi Shih
-
Publication number: 20190347573Abstract: A method for performing memory access management with aid of machine learning in a memory device, the associated memory device and the controller thereof, and the associated electronic device are provided. The method may include: in the memory device, during a training phase, performing machine learning according to a predetermined database regarding threshold voltage distribution, to generate at least one threshold voltage identification model, wherein the at least one threshold voltage identification model is utilized for determining bit information read from a memory cell of the NV memory; and in the memory device, during an identification phase, obtaining representative information of one or more reference voltages when reading the NV memory, for performing machine identification according to the at least one threshold voltage identification model to generate read data, wherein the read data includes the bit information.Type: ApplicationFiled: February 11, 2019Publication date: November 14, 2019Inventor: Po-Yi Shih
-
Publication number: 20190227894Abstract: A system for testing a data storage device includes the data storage device, an electronic device and a computer device. The electronic device includes a host device coupled to the data storage device and communicating with the data storage device via an interface logic. The computer device is coupled to the electronic device and is configured to issue a plurality of commands to test the data storage device in a test procedure. When the electronic device has been successfully started up, the computer device issues a first command to the electronic device to trigger the electronic device to enter a hibernate mode. After waiting for a first predetermined period of time, the computer device issues a second command to the electronic device, so as to wake up the electronic device.Type: ApplicationFiled: October 18, 2018Publication date: July 25, 2019Inventor: Po-Yi SHIH
-
Publication number: 20180293942Abstract: An apparatus includes a graphics pipeline and a pixel data reordering module. The graphics pipeline is configured to generate a plurality pieces of pixel data of a frame. The plurality pieces of pixel data of the frame are associated with a first order in which the plurality pieces of pixel data of the frame are to be provided to a display panel having an array of pixels. Each piece of pixel data of the frame corresponds to one pixel of the array of pixels. The array of pixels are divided into a plurality of groups of pixels. The pixel data reordering module is configured to cause the plurality pieces of pixel data of the frame to be obtained by the display panel in a second order. The second order is determined based on at least a manner in which the array of pixels are divided into the groups of pixels.Type: ApplicationFiled: June 14, 2018Publication date: October 11, 2018Applicant: Shenzhen Yunyinggu Technology Co., Ltd.Inventors: Jing GU, Po-Yi SHIH
-
Publication number: 20170200412Abstract: A pixel circuit includes a capacitor, a light emitting control transistors, a driving transistor, and multiple light emitting transistors. The light emitting control transistor includes a gate electrode coupled to a light emitting control signal, a source electrode coupled to a supply voltage, and a drain electrode. The driving transistor includes a gate electrode coupled to the capacitor, a source electrode coupled to the drain electrode of the light emitting control transistor, and a drain electrode. Each light emitting transistor includes a gate electrode coupled to a respective light emitting signal, a source electrode coupled to the drain electrode of the driving transistor, and a drain electrode coupled to a respective light emitting element. Each light emitting signal turns on the respective light emitting transistor during a respective light emitting period within a frame period to cause the respective light emitting element to emit a light.Type: ApplicationFiled: October 6, 2016Publication date: July 13, 2017Inventors: Jing GU, Po-Yi SHIH