Patents by Inventor Pramod Kolar

Pramod Kolar has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20250022500
    Abstract: Described herein is a memory bit-cell that results in lower leakage and higher sensing margin. In at least one embodiment, a memory bit-cell comprises a plurality of capacitors, wherein an individual capacitor is coupled to a node and an individual plate-line. In at least one embodiment, memory bit-cell comprises a first transistor coupled to the node. In at least one embodiment, memory bit-cell comprises a second transistor coupled in series with the first transistor, wherein the second transistor is coupled to a bit-line, wherein the first transistor or the second transistor is controllable by a word-line, and wherein the word-line is parallel to the individual plate-line.
    Type: Application
    Filed: September 17, 2024
    Publication date: January 16, 2025
    Applicant: Kepler Computing Inc.
    Inventors: Rajeev Kumar Dokania, Mustansir Yunus Mukadam, Erik Unterborn, Pramod Kolar, Amrita Mathuriya, Debo Olaosebikan, Tanay Gosavi, Noriyuki Sato, Sasikanth Manipatruni
  • Publication number: 20250014621
    Abstract: Described herein is a memory bit-cell that results in lower leakage and higher sensing margin. In at least one embodiment, a memory bit-cell comprises a plurality of capacitors, wherein an individual capacitor is coupled to a node and an individual plate-line. In at least one embodiment, memory bit-cell comprises a first transistor coupled to the node. In at least one embodiment, memory bit-cell comprises a second transistor coupled in series with the first transistor, wherein the second transistor is coupled to a bit-line, wherein the first transistor or the second transistor is controllable by a word-line, and wherein the word-line is parallel to the individual plate-line.
    Type: Application
    Filed: September 17, 2024
    Publication date: January 9, 2025
    Applicant: Kepler Computing Inc.
    Inventors: Rajeev Kumar Dokania, Mustansir Yunus Mukadam, Erik Unterborn, Pramod Kolar, Amrita Mathuriya, Debo Olaosebikan, Tanay Gosavi, Noriyuki Sato, Sasikanth Manipatruni
  • Publication number: 20240379144
    Abstract: Described herein is a memory bit-cell that results in lower leakage and higher sensing margin. In at least one embodiment, a memory bit-cell comprises a plurality of capacitors, wherein an individual capacitor is coupled to a node and an individual plate-line. In at least one embodiment, memory bit-cell comprises a first transistor coupled to the node. In at least one embodiment, memory bit-cell comprises a second transistor coupled in series with the first transistor, wherein the second transistor is coupled to a bit-line, wherein the first transistor or the second transistor is controllable by a word-line, and wherein the word-line is parallel to the individual plate-line.
    Type: Application
    Filed: July 23, 2024
    Publication date: November 14, 2024
    Applicant: Kepler Computing Inc.
    Inventors: Rajeev Kumar Dokania, Mustansir Yunus Mukadam, Erik Unterborn, Pramod Kolar, Amrita Mathuriya, Debo Olaosebikan, Tanay Gosavi, Noriyuki Sato, Sasikanth Manipatruni
  • Publication number: 20240379143
    Abstract: Described herein is a memory bit-cell that results in lower leakage and higher sensing margin. In at least one embodiment, a memory bit-cell comprises a plurality of capacitors, wherein an individual capacitor is coupled to a node and an individual plate-line. In at least one embodiment, memory bit-cell comprises a first transistor coupled to the node. In at least one embodiment, memory bit-cell comprises a second transistor coupled in series with the first transistor, wherein the second transistor is coupled to a bit-line, wherein the first transistor or the second transistor is controllable by a word-line, and wherein the word-line is parallel to the individual plate-line.
    Type: Application
    Filed: July 23, 2024
    Publication date: November 14, 2024
    Applicant: Kepler Computing Inc.
    Inventors: Rajeev Kumar Dokania, Mustansir Yunus Mukadam, Erik Unterborn, Pramod Kolar, Amrita Mathuriya, Debo Olaosebikan, Tanay Gosavi, Noriyuki Sato, Sasikanth Manipatruni
  • Patent number: 12100473
    Abstract: Computer memory arrays employing memory banks and integrated serializer/de-serializer circuits for supporting serialization/de-serialization of read/write data in burst read/write modes, and related methods are disclosed. The memory array can include a serialization circuit configured to convert parallel data streams of read data received from separately switched memory banks into a single, serialized, read data stream in a burst read mode. The memory array can also include a de-serialization circuit configured to convert a received, serialized write data stream on an input bus for a write operation into separate, parallel write data streams to be written simultaneously to the memory banks in a burst write mode.
    Type: Grant
    Filed: June 23, 2022
    Date of Patent: September 24, 2024
    Assignee: Microsoft Technology Licensing, LLC
    Inventors: Pramod Kolar, Stephen E. Liles, Ashish A. Bait
  • Patent number: 12057159
    Abstract: Memory systems with burst mode having logic gates as sense elements and related methods are provided. A memory system comprises a memory array including a first set of memory cells coupled to a first wordline, a second set of memory cells coupled to a second wordline, and a plurality of sense elements, not including any sense amplifiers. The control unit is configured to generate control signals for: in response to a burst mode read request, simultaneously: (1) asserting a first wordline signal on the first wordline coupled to each of a plurality of first set of bitlines, and (2) asserting a second wordline signal on the second wordline coupled to each of a plurality of second set of bitlines, and as part of a burst, outputting data corresponding to a subset of each of the first set of memory cells and the second set of memory cells.
    Type: Grant
    Filed: May 24, 2023
    Date of Patent: August 6, 2024
    Assignee: Microsoft Technology Licensing, LLC
    Inventors: Pramod Kolar, Stephen Edward Liles, Gregory Christopher Burda
  • Publication number: 20240257854
    Abstract: Described herein is a memory bit-cell that results in lower leakage and higher sensing margin. In at least one embodiment, a memory bit-cell comprises a plurality of capacitors, wherein an individual capacitor is coupled to a node and an individual plate-line. In at least one embodiment, memory bit-cell comprises a first transistor coupled to the node. In at least one embodiment, memory bit-cell comprises a second transistor coupled in series with the first transistor, wherein the second transistor is coupled to a bit-line, wherein the first transistor or the second transistor is controllable by a word-line, and wherein the word-line is parallel to the individual plate-line.
    Type: Application
    Filed: January 30, 2023
    Publication date: August 1, 2024
    Applicant: Kepler Computing Inc.
    Inventors: Rajeev Kumar Dokania, Mustansir Yunus Mukadam, Erik Unterborn, Pramod Kolar, Amrita Mathuriya, Debo Olaosebikan, Tanay Gosavi, Noriyuki Sato, Sasikanth Manipatruni
  • Patent number: 11967394
    Abstract: Memory arrays employing flying bit lines to increase effective bit line length for supporting higher performance, increased memory density, and related methods. To increase memory density, the memory array has a first memory sub-bank and one or more second memory sub-banks. The first memory sub-bank includes a first bit line(s) for each of its memory column circuits. To avoid the need to extend the length of the first bit lines to be coupled to the second memory bit cells in the second memory sub-bank, each memory sub-bank has its own dedicated first and second bit lines coupling their respective memory bit cells to access circuitry. The second bit lines effectively “fly” independent of the first bit lines of the first memory sub-bank. The first bit lines of the first memory sub-bank do not have to be extended in length to provide bit lines for the second memory sub-bank.
    Type: Grant
    Filed: June 9, 2022
    Date of Patent: April 23, 2024
    Assignee: Microsoft Technology Licensing, LLC
    Inventors: Pramod Kolar, Robert A. Sweitzer
  • Publication number: 20230420017
    Abstract: Computer memory arrays employing memory banks and integrated serializer/de-serializer circuits for supporting serialization/de-serialization of read/write data in burst read/write modes, and related methods are disclosed. The memory array can include a serialization circuit configured to convert parallel data streams of read data received from separately switched memory banks into a single, serialized, read data stream in a burst read mode. The memory array can also include a de-serialization circuit configured to convert a received, serialized write data stream on an input bus for a write operation into separate, parallel write data streams to be written simultaneously to the memory banks in a burst write mode.
    Type: Application
    Filed: June 23, 2022
    Publication date: December 28, 2023
    Inventors: Pramod KOLAR, Stephen E. LILES, Ashish A. BAIT
  • Patent number: 11854423
    Abstract: A refreshable braille display device is provided comprising a plurality of Braille pins running through a perforated body of the reader, the pins arranged in the spacing and order of Braille dots of standard Braille cells. The Braille reader may be coupled to a device for Braille text generation via selective hammering or impacting of Braille pins. From a default position where all pins of the reader are raised relative to a first, front surface of the reader, one or more pins are selectively impacted in a sequence to create a Braille pattern of raised and lowered pins based on a desired text conversion.
    Type: Grant
    Filed: November 14, 2022
    Date of Patent: December 26, 2023
    Inventors: Prithu Kolar, Pramod Kolar
  • Publication number: 20230402069
    Abstract: Memory arrays employing flying bit lines to increase effective bit line length for supporting higher performance, increased memory density, and related methods. To increase memory density, the memory array has a first memory sub-bank and one or more second memory sub-banks. The first memory sub-bank includes a first bit line(s) for each of its memory column circuits. To avoid the need to extend the length of the first bit lines to be coupled to the second memory bit cells in the second memory sub-bank, each memory sub-bank has its own dedicated first and second bit lines coupling their respective memory bit cells to access circuitry. The second bit lines effectively “fly” independent of the first bit lines of the first memory sub-bank. The first bit lines of the first memory sub-bank do not have to be extended in length to provide bit lines for the second memory sub-bank.
    Type: Application
    Filed: June 9, 2022
    Publication date: December 14, 2023
    Inventors: Pramod KOLAR, Robert A. SWEITZER
  • Publication number: 20230298661
    Abstract: Memory systems with burst mode having logic gates as sense elements and related methods are provided. A memory system comprises a memory array including a first set of memory cells coupled to a first wordline, a second set of memory cells coupled to a second wordline, and a plurality of sense elements, not including any sense amplifiers. The control unit is configured to generate control signals for: in response to a burst mode read request, simultaneously: (1) asserting a first wordline signal on the first wordline coupled to each of a plurality of first set of bitlines, and (2) asserting a second wordline signal on the second wordline coupled to each of a plurality of second set of bitlines, and as part of a burst, outputting data corresponding to a subset of each of the first set of memory cells and the second set of memory cells.
    Type: Application
    Filed: May 24, 2023
    Publication date: September 21, 2023
    Inventors: Pramod KOLAR, Stephen Edward LILES, Gregory Christopher BURDA
  • Patent number: 11733898
    Abstract: A memory array for storing odd and even data bits of data words in alternate sub-banks to reduce multi-bit error rate is disclosed. The memory array alternates odd data bits of a first plurality of data words in consecutive columns a first sub-bank of first and second memory banks and even data bits of the first plurality of data words in consecutive columns of a second sub-bank of the first and second memory banks. For example, the lowest bits of each of N data words are stored in a first N consecutive columns of a first sub-bank. The second bits of the N data words are stored in the next N consecutive columns of a second sub-bank. The N data bits in each of the bit positions of the N data words are interleaved in corresponding column mux sets. Alternating odd and even bits between sub-banks reduces multi-bit soft errors.
    Type: Grant
    Filed: April 26, 2021
    Date of Patent: August 22, 2023
    Assignee: Microsoft Technology Licensing, LLC
    Inventor: Pramod Kolar
  • Patent number: 11699483
    Abstract: Memory systems with burst mode having logic gates as sense elements and related methods are provided. A memory system comprises a memory array including a first set of memory cells coupled to a first wordline, a second set of memory cells coupled to a second wordline, and a plurality of sense elements, not including any sense amplifiers. The control unit is configured to generate control signals for: in response to a burst mode read request, simultaneously: (1) asserting a first wordline signal on the first wordline coupled to each of a plurality of first set of bitlines, and (2) asserting a second wordline signal on the second wordline coupled to each of a plurality of second set of bitlines, and as part of a burst, outputting data corresponding to a subset of each of the first set of memory cells and the second set of memory cells.
    Type: Grant
    Filed: May 28, 2021
    Date of Patent: July 11, 2023
    Assignee: Microsoft Technology Licensing, LLC
    Inventors: Pramod Kolar, Stephen Edward Liles, Gregory Christopher Burda
  • Patent number: 11587610
    Abstract: Memory systems having flying bitlines for improved burst mode read operations and related methods are provided. A memory system comprises a memory array including a first set of memory cells coupled to a first inner wordline and a second set of memory cells coupled to a first outer wordline. The memory system includes a control unit configured to generate control signals for simultaneously: asserting a first wordline signal on the first inner wordline coupled to each of a plurality of inner bitlines, and asserting a second wordline signal on the first outer wordline coupled to each of a plurality of outer bitlines, where each of the plurality of outer bitlines includes a first portion configured to fly over or fly under a corresponding inner bitline, and outputting data from each of the first set of memory cells and the second set of memory cells as part of a burst.
    Type: Grant
    Filed: May 28, 2021
    Date of Patent: February 21, 2023
    Assignee: Microsoft Technology Licensing, LLC
    Inventors: Pramod Kolar, Stephen Edward Liles
  • Patent number: 11521514
    Abstract: A refreshable braille display device is provided comprising a plurality of Braille pins running through a perforated body of the reader, the pins arranged in the spacing and order of Braille dots of standard Braille cells. The Braille reader may be coupled to a device for Braille text generation via selective hammering or impacting of Braille pins. From a default position where all pins of the reader are raised relative to a first, front surface of the reader, one or more pins are selectively impacted in a sequence to create a Braille pattern of raised and lowered pins based on a desired text conversion.
    Type: Grant
    Filed: April 26, 2021
    Date of Patent: December 6, 2022
    Inventors: Prithu Kolar, Pramod Kolar
  • Publication number: 20220383939
    Abstract: Memory systems having flying bitlines for improved burst mode read operations and related methods are provided. A memory system comprises a memory array including a first set of memory cells coupled to a first inner wordline and a second set of memory cells coupled to a first outer wordline. The memory system includes a control unit configured to generate control signals for simultaneously: asserting a first wordline signal on the first inner wordline coupled to each of a plurality of inner bitlines, and asserting a second wordline signal on the first outer wordline coupled to each of a plurality of outer bitlines, where each of the plurality of outer bitlines includes a first portion configured to fly over or fly under a corresponding inner bitline, and outputting data from each of the first set of memory cells and the second set of memory cells as part of a burst.
    Type: Application
    Filed: May 28, 2021
    Publication date: December 1, 2022
    Inventors: Pramod KOLAR, Stephen Edward LILES
  • Publication number: 20220383945
    Abstract: Memory systems with burst mode having logic gates as sense elements and related methods are provided. A memory system comprises a memory array including a first set of memory cells coupled to a first wordline, a second set of memory cells coupled to a second wordline, and a plurality of sense elements, not including any sense amplifiers. The control unit is configured to generate control signals for: in response to a burst mode read request, simultaneously: (1) asserting a first wordline signal on the first wordline coupled to each of a plurality of first set of bitlines, and (2) asserting a second wordline signal on the second wordline coupled to each of a plurality of second set of bitlines, and as part of a burst, outputting data corresponding to a subset of each of the first set of memory cells and the second set of memory cells.
    Type: Application
    Filed: May 28, 2021
    Publication date: December 1, 2022
    Inventors: Pramod KOLAR, Stephen Edward LILES, Gregory Christopher BURDA
  • Publication number: 20220342576
    Abstract: A memory array for storing odd and even data bits of data words in alternate sub-banks to reduce multi-bit error rate is disclosed. The memory array alternates odd data bits of a first plurality of data words in consecutive columns a first sub-bank of first and second memory banks and even data bits of the first plurality of data words in consecutive columns of a second sub-bank of the first and second memory banks. For example, the lowest bits of each of N data words are stored in a first N consecutive columns of a first sub-bank. The second bits of the N data words are stored in the next N consecutive columns of a second sub-bank. The N data bits in each of the bit positions of the N data words are interleaved in corresponding column mux sets. Alternating odd and even bits between sub-banks reduces multi-bit soft errors.
    Type: Application
    Filed: April 26, 2021
    Publication date: October 27, 2022
    Inventor: Pramod KOLAR
  • Publication number: 20210366309
    Abstract: A refreshable braille display device is provided comprising a plurality of Braille pins running through a perforated body of the reader, the pins arranged in the spacing and order of Braille dots of standard Braille cells. The Braille reader may be coupled to a device for Braille text generation via selective hammering or impacting of Braille pins. From a default position where all pins of the reader are raised relative to a first, front surface of the reader, one or more pins are selectively impacted in a sequence to create a Braille pattern of raised and lowered pins based on a desired text conversion.
    Type: Application
    Filed: April 26, 2021
    Publication date: November 25, 2021
    Inventors: PRITHU KOLAR, Pramod Kolar