Patents by Inventor Qingjun LAI

Qingjun LAI has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 12367818
    Abstract: A display panel includes a driver circuit including shift registers with N stages and being cascade with each other, where N?2, and each shift register includes a first control portion and a second control portion. The first control portion is configured to control a first output signal, where the first output signal of an i-th stage of shift register is an input signal of a j-th stage of shift register, and 1?i?N, 1?j?N. The second control portion is configured to receive at least the first output signal and a frequency control signal and control a second output signal. In a case where the first output signal is an effective pulse and a time period of the effective pulse is within a time period of an effective pulse of the frequency control signal, the second output signal is the effective pulse.
    Type: Grant
    Filed: July 26, 2024
    Date of Patent: July 22, 2025
    Assignee: Xiamen Tianma Display Technology Co., Ltd.
    Inventors: Qingjun Lai, Chengxu Li, Xiangyuan Li, Jinjin Yang, Yong Yuan
  • Patent number: 12284830
    Abstract: A display panel includes a base substrate, a first transistor and a second transistor. The first transistor and the second transistor are formed on the base substrate. The first transistor includes a first active layer, a first gate electrode, a first source electrode, and a first drain electrode. The first active layer includes silicon. The second transistor includes a second active layer, a second gate electrode, a second source electrode, and a second drain electrode. The second active layer includes an oxide semiconductor. A length of a channel region of the first transistor is L1. Along a direction perpendicular to the base substrate, a distance between the first gate electrode and the first active layer is D1. The first transistor further includes a third gate electrode. Along the direction perpendicular to the base substrate, a distance between the third gate electrode and the first active layer is D3, and D1<D3.
    Type: Grant
    Filed: October 27, 2023
    Date of Patent: April 22, 2025
    Assignee: Xiamen Tianma Micro-Electronics Co., Ltd.
    Inventors: Qingjun Lai, Yihua Zhu, Yong Yuan, Ping An, Zhaokeng Cao
  • Patent number: 12284873
    Abstract: Display panel and display device are provided. The display panel includes a pixel circuit and a light-emitting element. The pixel circuit includes a driving transistor and an initialization transistor. The initialization transistor is configured to provide an initialization signal for a preset node. The preset node is a gate of the driving transistor, or an anode of the light-emitting element. The pixel circuit includes an oxide semiconductor transistor and a silicon transistor. An active layer of the oxide semiconductor transistor includes an oxide semiconductor, and an active layer of the silicon transistor includes silicon. The pixel circuit includes a first pixel circuit and a second pixel circuit. The first pixel circuit includes a first initialization transistor. The second pixel circuit includes a second initialization transistor. An active layer of the first initialization transistor is connected to an active layer of the second initialization transistor through a first connection wire.
    Type: Grant
    Filed: December 30, 2021
    Date of Patent: April 22, 2025
    Assignee: Xiamen Tianma Display Technology Co., Ltd.
    Inventors: Jinjin Yang, Qingjun Lai, Yihua Zhu
  • Patent number: 12279459
    Abstract: A display panel includes a base substrate, a third transistor and a fourth transistor. The third transistor and the fourth transistor are formed on the base substrate. The third transistor includes a sixth gate electrode, a third active layer, a third source electrode, and a third drain electrode. The third active layer includes an oxide semiconductor. The fourth transistor includes an eighth gate electrode, a fourth active layer, a fourth source electrode, and a fourth drain electrode. The fourth active layer includes another oxide semiconductor. Along a direction perpendicular to the base substrate, a distance between the sixth gate electrode and the third active layer is D6. A channel region of the third transistor defined by the sixth gate electrode is a sixth channel region. A length of the sixth channel region is L6. A sixth area S6=L6×D6.
    Type: Grant
    Filed: October 27, 2023
    Date of Patent: April 15, 2025
    Assignee: Xiamen Tianma Micro-Electronics Co., Ltd.
    Inventors: Qingjun Lai, Yihua Zhu, Yong Yuan, Ping An, Zhaokeng Cao
  • Patent number: 12236872
    Abstract: Disclosed are a display panel and a display device. The display panel includes a pixel circuit and a light-emitting element, in the pixel circuit, the drive device includes a drive transistor; the reset device includes a first double-gate transistor, and a connection node between the first sub-transistor and the second sub-transistor is a second node. The pixel circuit is connected to a first power supply voltage signal terminal, and is configured to receive a first power supply voltage signal, and the first power supply voltage signal is a constant high level signal; and the pixel circuit includes a first capacitor, a first pole plate of the first capacitor is connected to the first power supply voltage signal terminal, and a second pole plate of the first capacitor is connected to the second node.
    Type: Grant
    Filed: March 13, 2023
    Date of Patent: February 25, 2025
    Assignee: Xiamen Tianma Micro-Electronics Co., Ltd.
    Inventors: Qingjun Lai, Yihua Zhu, Jinjin Yang, Ping An
  • Patent number: 12217659
    Abstract: Provided are a display panel, a driving method thereof and a display device. The display panel includes: a pixel circuit and a light-emitting element, where the pixel circuit includes a light emitting control module, a drive module and a compensation module; the light emitting control module includes a first light emitting control module configured to selectively provide a first power supply signal for the drive module; the drive module is configured to provide a drive current for the light-emitting element and comprises a drive transistor; the compensation module is configured to compensate a threshold voltage of the drive transistor; and a working process of the pixel circuit includes a light emitting stage and a bias stage.
    Type: Grant
    Filed: February 10, 2023
    Date of Patent: February 4, 2025
    Assignee: Xiamen Tianma Micro-Electronics Co., Ltd.
    Inventors: Qingjun Lai, Yihua Zhu, Ping An
  • Patent number: 12218145
    Abstract: A display panel includes a base substrate, a first transistor, and a second transistor. The first transistor and the second transistor are formed on the base substrate. The first transistor includes a first active layer, a first gate electrode, a first source electrode, and a first drain electrode. The first active layer includes silicon. The second transistor includes a second active layer, a second gate electrode, a second source electrode, and a second drain electrode. The second active layer includes oxide semiconductor. A length of a channel region of the first transistor is L1. Along a direction perpendicular to the base substrate, a distance between the first gate electrode and the first active layer is D1. A length of a channel region of the second transistor is L2. Along the direction perpendicular to the base substrate, a distance between the second gate electrode and the second active layer is D2.
    Type: Grant
    Filed: October 27, 2023
    Date of Patent: February 4, 2025
    Assignee: Xiamen Tianma Micro-Electronics Co., Ltd.
    Inventors: Qingjun Lai, Yihua Zhu, Yong Yuan, Ping An, Zhaokeng Cao
  • Patent number: 12191260
    Abstract: The present application discloses a display panel and a display apparatus. The display panel includes a substrate, a first shielding layer and a driving circuit layer. The first shielding layer is located on a side of the substrate, and the first shielding layer includes a plurality of first shielding units located in a first display region and a plurality of second shielding units located in a second display region. At least a portion of adjacent first shielding units are connected through first connecting parts, and a portion of adjacent second shielding units are connected through second connecting parts. The driving circuit layer is located on a side of the first shielding layer away from the substrate, the driving circuit layer includes a plurality of driving circuits, and each driving circuit includes a driving transistor.
    Type: Grant
    Filed: April 19, 2022
    Date of Patent: January 7, 2025
    Assignee: XIAMEN TIANMA DISPLAY TECHNOLOGY CO., LTD.
    Inventors: Yihua Zhu, Qingjun Lai, Jinjin Yang, Jiaxian Liu
  • Publication number: 20240412684
    Abstract: Provided is a display panel. The display panel includes a pixel circuit and a driver circuit. The pixel circuit includes a drive module and a preset module. The preset module is configured to provide a preset signal for the drive module. The driver circuit is configured to provide a control signal for the preset module. At least part of the time period during which the display panel operates includes a transition phase. The transition phase is between the end of a retention frame of the first data refresh area and the start of a data write frame of the second data refresh area. Alternatively, the transition phase is between the end of a data write frame of the second data refresh area and the start of a retention frame of the first data refresh area.
    Type: Application
    Filed: August 16, 2024
    Publication date: December 12, 2024
    Applicant: Xiamen Tianma Display Technology Co., Ltd.
    Inventor: Qingjun LAI
  • Publication number: 20240412692
    Abstract: Provided is a display panel. A width W1 of a first data refresh region of the display panel working in a first stage is not equal to a width W2 of a first data refresh region of the display panel working in a second stage. In the conversion from the first stage to the second stage, the width of the first data refresh region is gradually reduced, and the second stage includes a second data refresh region with a refresh frequency different from a refresh frequency of the first data refresh region, so that the display panel can satisfy different display requirements simultaneously.
    Type: Application
    Filed: August 16, 2024
    Publication date: December 12, 2024
    Applicant: Xiamen Tianma Display Technology Co., Ltd.
    Inventor: Qingjun LAI
  • Publication number: 20240395218
    Abstract: Provided are a display panel and a display device which belong to the field of display technology. The display panel includes a driver circuit including a shift register, where the shift register includes an input circuit connected to at least an input signal terminal, a first clock signal line, and a first node; a control circuit connected to at least a first voltage signal line, a second voltage signal line, the first node, a second node, and a third node, where the first node and the third node are directly connected or connected through a first adjustment circuit; and an output circuit including a first output circuit and a second output circuit, where the first output circuit is connected to at least the first voltage signal line, the third node, and an output signal terminal.
    Type: Application
    Filed: August 6, 2024
    Publication date: November 28, 2024
    Applicant: Xiamen Tianma Display Technology Co., Ltd.
    Inventors: Cheng HU, Qingjun LAI
  • Publication number: 20240386840
    Abstract: A display panel includes a driver circuit including shift registers with N stages and being cascade with each other, where N?2, and each shift register includes a first control portion and a second control portion. The first control portion is configured to control a first output signal, where the first output signal of an i-th stage of shift register is an input signal of a j-th stage of shift register, and 1?i?N, 1?j?N. The second control portion is configured to receive at least the first output signal and a frequency control signal and control a second output signal. In a case where the first output signal is an effective pulse and a time period of the effective pulse is within a time period of an effective pulse of the frequency control signal, the second output signal is the effective pulse.
    Type: Application
    Filed: July 26, 2024
    Publication date: November 21, 2024
    Applicant: Xiamen Tianma Display Technology Co., Ltd.
    Inventors: Qingjun LAI, Chengxu LI, Xiangyuan LI, Jinjin YANG, Yong YUAN
  • Publication number: 20240379043
    Abstract: Provided are a display panel and a display device. The display panel includes a drive circuit including cascaded N stage shift registers. A shift register includes a control unit, an initial output unit and a first output unit. The control unit is configured to at least receive an input signal and control a signal of the first output node and a signal of the second output node. The initial output unit is configured to at least receive a signal of the first output node and a signal of the second output node, and control an initial output signal; the initial output signal of an xth stage shift register is the input signal of a yth stage shift register. The first output unit is configured to at least receive the signal of the first output node and the signal of the second output node, and control a first output signal.
    Type: Application
    Filed: July 24, 2024
    Publication date: November 14, 2024
    Applicant: Xiamen Tianma Display Technology Co., Ltd.
    Inventors: Qingjun LAI, Chengxu LI
  • Publication number: 20240355289
    Abstract: A display panel and a display device are provided. A compensation module of a pixel circuit of a display panel is on in a bias adjustment stage, a data write stage, and a time period between the bias adjustment stage and the data write stage; and/or, a reset module of the pixel circuit is on in the bias adjustment stage and a reset stage and is turned off at least after the compensation module is turned on.
    Type: Application
    Filed: June 28, 2024
    Publication date: October 24, 2024
    Applicant: Xiamen Tianma Display Technology Co., Ltd.
    Inventors: Qingjun LAI, Jinjin YANG
  • Patent number: 12112708
    Abstract: A display panel includes a pixel circuit and a driving circuit. The pixel circuit includes a driving transistor. The driving circuit is configured to provide a signal for the pixel circuit, receive a third voltage signal and a fourth voltage signal, and generate an output signal. The third voltage signal is a high-level signal, and the fourth voltage signal is a low-level signal. A working process of the pixel circuit includes a reset phase and a bias phase. The output signal of the driving circuit is a reset signal in the reset phase. The output signal of the driving circuit is a bias signal in the bias phase. In response to the driving transistor being a PMOS transistor, the reset signal is the fourth voltage signal, and the bias signal is the third voltage signal.
    Type: Grant
    Filed: May 16, 2023
    Date of Patent: October 8, 2024
    Assignee: Xiamen Tianma Micro-Electronics Co., Ltd.
    Inventors: Qingjun Lai, Yihua Zhu, Yong Yuan, Ping An, Zhaokeng Cao
  • Patent number: 12106696
    Abstract: Provided are a display panel and a display device. The display panel includes a driver circuit including N stages of cascaded shift registers, where N?2. A shift register includes a first control part and a second control part. The second control part includes a first control unit and a second control unit. The first control unit comprises a first gating unit. One terminal of the first gating unit is connected to a preset node, another terminal of the first gating unit is connected to a fourth node, and a control terminal of the first gating unit is configured to receive a fifth voltage signal. The second control unit is configured to receive at least a third voltage signal and a signal of the fourth node or receive at least a fourth voltage signal and a signal of a fifth node and generate an output signal.
    Type: Grant
    Filed: June 30, 2023
    Date of Patent: October 1, 2024
    Assignee: Xiamen Tianma Micro-Electronics Co., Ltd.
    Inventors: Qingjun Lai, Yihua Zhu, Yong Yuan
  • Patent number: 12100342
    Abstract: A display panel includes a driving circuit including N stages of cascaded shift registers, and each shift register includes: a first control part and a second control part; the second control part is configured to at least receive the signal of the second node, the signal of the third node, and a frequency control signal to generate an output signal; one shift register of the cascaded shift registers connected to a display unit in the first region is configured to receive the first frequency control signal, and one shift register of the cascaded shift registers connected to a display unit in the second region is configured to receive the second frequency control signal; a data refresh frequency of the display unit in the first region is F1, and a data refresh frequency in the second region is F2, F1<F2.
    Type: Grant
    Filed: June 30, 2023
    Date of Patent: September 24, 2024
    Assignee: Xiamen Tianma Micro-Electronics Co., Ltd.
    Inventors: Qingjun Lai, Yihua Zhu
  • Patent number: 12100352
    Abstract: Disclosed are a display panel and a display device. The display panel includes a pixel circuit. In the pixel circuit, a reset device includes a first sub-transistor and a second sub-transistor, and a connection node between the first sub-transistor and the second sub-transistor is a second node; a compensation device includes a third sub-transistor and a fourth sub-transistor, a connection node between the third sub-transistor and the fourth sub-transistor is a third node; the pixel circuit includes a second capacitor and a third capacitor; two pole plates of the second capacitor are respectively connected to a line of first scan signal and the second node; two pole plates of the third capacitor are respectively connected to a line of second scan signal and the third node; and the second capacitor (C2) and the third capacitor (C3) satisfy: C2?C3.
    Type: Grant
    Filed: March 10, 2023
    Date of Patent: September 24, 2024
    Assignee: Xiamen Tianma Micro-Electronics Co., Ltd.
    Inventors: Qingjun Lai, Yihua Zhu, Jinjin Yang, Ping An
  • Patent number: 12094400
    Abstract: A display panel includes a driving circuit including N stages of cascaded shift registers, and each shift register includes: a first control part and a second control part; the second control part is configured to at least receive the signal of the second node, the signal of the third node, and a frequency control signal to generate an output signal; one shift register of the cascaded shift registers connected to a display unit in the first region is configured to receive the first frequency control signal, and one shift register of the cascaded shift registers connected to a display unit in the second region is configured to receive the second frequency control signal; a data refresh frequency of the display unit in the first region is F1, and a data refresh frequency in the second region is F2, F1<F2.
    Type: Grant
    Filed: June 30, 2023
    Date of Patent: September 17, 2024
    Assignee: Xiamen Tianma Micro-Electronics Co., Ltd.
    Inventors: Qingjun Lai, Yihua Zhu
  • Patent number: 12094391
    Abstract: Provided are a display panel and a display device. The display panel includes a driver circuit including N stages of cascaded shift registers, where N?2. A shift register includes a first control part and a second control part. The second control part includes a first control unit and a second control unit. The first control unit is configured to receive at least a signal of a preset node and a first output control signal and control a signal of a fourth node. During at least part of a time period during which the signal of the fourth node is a low level signal, each of a signal of the preset node and the first output control signal is a low level signal.
    Type: Grant
    Filed: June 30, 2023
    Date of Patent: September 17, 2024
    Assignee: Xiamen Tianma Micro-Electronics Co., Ltd.
    Inventors: Qingjun Lai, Yihua Zhu, Yong Yuan