Patents by Inventor R. Scott Tetrick
R. Scott Tetrick has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20140317337Abstract: Methods and apparatus related to management and/or support of metadata for PCMS (Phase Change Memory with Switch) devices are described. In one embodiment, a PCMS controller allows access to a PCMS device based on metadata. The metadata may be used to provide efficiency, endurance, error correction, etc. as discussed in the disclosure. Other embodiments are also disclosed and claimed.Type: ApplicationFiled: December 30, 2011Publication date: October 23, 2014Inventors: Leena K. Puthiyedath, Marc T. Jones, R. Scott Tetrick, Robert J. Royer, Jr., Raj K. Ramanujan, Glenn J. Hinton, Blaise Fanning, Robert S. Gittins, Mark A. Schmisseur, Frank T. Hady, Robert W. Faber
-
Patent number: 8572321Abstract: In some embodiments, a non-volatile cache memory may include a segmented non-volatile cache memory configured to be located between a system memory and a mass storage device of an electronic system and a controller coupled to the segmented non-volatile cache memory, wherein the controller is configured to control utilization of the segmented non-volatile cache memory. The segmented non-volatile cache memory may include a file cache segment, the file cache segment to store complete files in accordance with a file cache policy, and a block cache segment, the block cache segment to store one or more blocks of one or more files in accordance with a block cache policy, wherein the block cache policy is different from the file cache policy.Type: GrantFiled: June 26, 2012Date of Patent: October 29, 2013Assignee: Intel CorporationInventors: Dale Jeunemann, R. Scott Tetrick, Oscar Pinto
-
Patent number: 8433854Abstract: In some embodiments, an electronic system may include a cache located between a mass storage and a system memory, and code stored on the electronic system to prevent storage of stream data in the cache and to send the stream data directly between the system memory and the mass storage based on a comparison of first metadata of a first request for first information and pre-boot stream information stored in a previous boot context. Other embodiments are disclosed and claimed.Type: GrantFiled: June 25, 2008Date of Patent: April 30, 2013Assignee: Intel CorporationInventors: R. Scott Tetrick, Dale Juenemann, Jordan Howes, Jeanna Matthews, Steven Wells, Glenn Hinton, Oscar Pinto
-
Publication number: 20130007341Abstract: In some embodiments, a non-volatile cache memory may include a segmented non-volatile cache memory configured to be located between a system memory and a mass storage device of an electronic system and a controller coupled to the segmented non-volatile cache memory, wherein the controller is configured to control utilization of the segmented non-volatile cache memory. The segmented non-volatile cache memory may include a file cache segment, the file cache segment to store complete files in accordance with a file cache policy, and a block cache segment, the block cache segment to store one or more blocks of one or more files in accordance with a block cache policy, wherein the block cache policy is different from the file cache policy.Type: ApplicationFiled: June 26, 2012Publication date: January 3, 2013Inventors: Dale Juenemann, R. Scott Tetrick, Oscar Pinto
-
Publication number: 20120203960Abstract: In some embodiments, a non-volatile cache memory may include a multi-level non-volatile cache memory configured to be located between a system memory and a mass storage device of an electronic system and a controller coupled to the multi-level non-volatile cache memory, wherein the controller is configured to control utilization of the multi-level non-volatile cache memory. Other embodiments are disclosed and claimed.Type: ApplicationFiled: April 19, 2012Publication date: August 9, 2012Inventors: R. Scott Tetrick, Dale Juenemann, Robert Brennan
-
Patent number: 8219757Abstract: In some embodiments, a processor-based system includes a processor, a system memory coupled to the processor, a mass storage device, a cache memory located between the system memory and the mass storage device, and code stored on the processor-based system to cause the processor-based system to utilize the cache memory. The code may be configured to cause the processor-based system to preferentially use only a selected size of the cache memory to store cache entries having less than or equal to a selected number of cache hits. Other embodiments are disclosed and claimed.Type: GrantFiled: September 30, 2008Date of Patent: July 10, 2012Assignee: Intel CorporationInventors: Glenn Hinton, Dale Juenemann, R. Scott Tetrick
-
Patent number: 8214596Abstract: In some embodiments, a non-volatile cache memory may include a segmented non-volatile cache memory configured to be located between a system memory and a mass storage device of an electronic system and a controller coupled to the segmented non-volatile cache memory, wherein the controller is configured to control utilization of the segmented non-volatile cache memory. The segmented non-volatile cache memory may include a file cache segment, the file cache segment to store complete files in accordance with a file cache policy, and a block cache segment, the block cache segment to store one or more blocks of one or more files in accordance with a block cache policy, wherein the block cache policy is different from the file cache policy. The controller may be configured to utilize the file cache segment in accordance with information related to the block cache segment and to utilize the block cache segment in accordance with information related to the file cache segment.Type: GrantFiled: September 30, 2008Date of Patent: July 3, 2012Assignee: Intel CorporationInventors: Dale Juenemann, R. Scott Tetrick, Oscar Pinto
-
Patent number: 8166229Abstract: In some embodiments, a non-volatile cache memory may include a multi-level non-volatile cache memory configured to be located between a system memory and a mass storage device of an electronic system and a controller coupled to the multi-level non-volatile cache memory, wherein the controller is configured to control utilization of the multi-level non-volatile cache memory. Other embodiments are disclosed and claimed.Type: GrantFiled: June 30, 2008Date of Patent: April 24, 2012Assignee: Intel CorporationInventors: R. Scott Tetrick, Dale Juenemann, Robert Brennan
-
Patent number: 8127294Abstract: Disclosed is a method for handling conflicting deadlines by a disk drive. The method comprises: receiving a plurality of requests from a plurality of applications for accessing the disk drive; determining a plurality of service times for the plurality of requests; serving a first request of the plurality of request prior to an actual schedule when a deadline for serving the first request and a deadline for serving a subsequent request of the plurality of requests cannot be simultaneously met by the disk drive; and serving the subsequent request after the first request is served by the disk drive.Type: GrantFiled: May 22, 2007Date of Patent: February 28, 2012Assignee: Intel CorporationInventor: R. Scott Tetrick
-
Patent number: 8051232Abstract: Methods and apparatuses for identifying types of data streams and communicating stream information to improve performance of data storage devices are disclosed. Method embodiments generally comprise identifying one or more isochronous requests among a plurality of requests which may be issued to a data storage device, assigning a completion deadline an isochronous request, and communicating the isochronous request and completion deadline information to the data storage device. Apparatus embodiments generally comprise a request identifier to identify an isochronous request, a logic module to assign a completion deadline to the isochronous request, and a communication module to communicate the isochronous request and the completion deadline to a data storage device. Alternative apparatus embodiments may include a monitor module to monitor a system process operating in the system and determine if the system process issues isochronous requests.Type: GrantFiled: June 25, 2007Date of Patent: November 1, 2011Assignee: Intel CorporationInventors: Brian M Dees, Amber D. Huffman, R. Scott Tetrick
-
Patent number: 7895397Abstract: A data caching method comprising monitoring read and write requests submitted for accessing target data in a first data block on a storage medium; identifying a sequence of access requests for target data as a first stream; and determining whether the first stream is suitable for direct disk access based on inter-arrival times of the read or write requests in the stream.Type: GrantFiled: September 12, 2007Date of Patent: February 22, 2011Assignee: Intel CorporationInventor: R. Scott Tetrick
-
Patent number: 7827352Abstract: A memory card detection method comprising detecting insertion of a memory card into a device's card slot; creating a memory card construct in a non-volatile memory storage; copying data from the memory card to the memory card construct; and informing the device that a new memory card has been inserted and may be accessed from the non-volatile memory storage.Type: GrantFiled: September 18, 2007Date of Patent: November 2, 2010Assignee: Intel CorporationInventor: R. Scott Tetrick
-
Publication number: 20100082906Abstract: In some embodiments, a processor-based system includes a processor, a system memory coupled to the processor, a mass storage device, a cache memory located between the system memory and the mass storage device, and code stored on the processor-based system to cause the processor-based system to utilize the cache memory. The code may be configured to cause the processor-based system to preferentially use only a selected size of the cache memory to store cache entries having less than or equal to a selected number of cache hits. Other embodiments are disclosed and claimed.Type: ApplicationFiled: September 30, 2008Publication date: April 1, 2010Inventors: Glenn Hinton, Dale Juenemann, R. Scott Tetrick
-
Publication number: 20100082904Abstract: In some embodiments, a non-volatile cache memory may include a segmented non-volatile cache memory configured to be located between a system memory and a mass storage device of an electronic system and a controller coupled to the segmented non-volatile cache memory, wherein the controller is configured to control utilization of the segmented non-volatile cache memory. The segmented non-volatile cache memory may include a file cache segment, the file cache segment to store complete files in accordance with a file cache policy, and a block cache segment, the block cache segment to store one or more blocks of one or more files in accordance with a block cache policy, wherein the block cache policy is different from the file cache policy. The controller may be configured to utilize the file cache segment in accordance with information related to the block cache segment and to utilize the block cache segment in accordance with information related to the file cache segment.Type: ApplicationFiled: September 30, 2008Publication date: April 1, 2010Inventors: Dale Juenemann, R. Scott Tetrick, Oscar Pinto
-
Publication number: 20090327607Abstract: In some embodiments, an electronic system may include a cache located between a mass storage and a system memory, and code stored on the electronic system to prevent storage of stream data in the cache and to send the stream data directly between the system memory and the mass storage based on a comparison of first metadata of a first request for first information and pre-boot stream information stored in a previous boot context. Other embodiments are disclosed and claimed.Type: ApplicationFiled: June 25, 2008Publication date: December 31, 2009Inventors: R. Scott Tetrick, Dale Juenemann, Jordan Howes, Jeanna Matthews, Steven Wells, Glenn Hinton, Oscar Pinto
-
Publication number: 20090327584Abstract: In some embodiments, a non-volatile cache memory may include a multi-level non-volatile cache memory configured to be located between a system memory and a mass storage device of an electronic system and a controller coupled to the multi-level non-volatile cache memory, wherein the controller is configured to control utilization of the multi-level non-volatile cache memory. Other embodiments are disclosed and claimed.Type: ApplicationFiled: June 30, 2008Publication date: December 31, 2009Inventors: R. Scott Tetrick, Dale Juenemann, Robert Brennan
-
Publication number: 20090172048Abstract: In some embodiments a beginning portion of a disk drive file fragment is stored in a memory, and the beginning portion of the disk drive file fragment is accessed from the memory. Other embodiments are described and claimed.Type: ApplicationFiled: December 31, 2007Publication date: July 2, 2009Applicant: Intel CorporationInventors: R. Scott Tetrick, Glenn Hinton, Dale Juenemann
-
Patent number: 7539812Abstract: A method and apparatus for a multi-ranked memory protocol. In some embodiments an apparatus may include a memory controller (MC), and a plurality of ranked dynamic random access memory (DRAM) devices interfaced with the MC, wherein timing and initiation operations between the MC and the plurality of ranked DRAM devices and between the plurality of ranked DRAM devices is controlled by the MC. In some embodiments, a method may include addressing a request to one of a plurality of ranked DRAM devices, sending the request from a MC interfaced with the plurality of ranked DRAM devices, and propagating the request from the MC through the plurality of ranked DRAM devices to the addressed ranked DRAM device MC, wherein the requests includes data associated therewith.Type: GrantFiled: June 30, 2005Date of Patent: May 26, 2009Assignee: Intel CorporationInventor: R. Scott Tetrick
-
Publication number: 20090077316Abstract: A memory card detection method comprising detecting insertion of a memory card into a device's card slot; creating a memory card construct in a non-volatile memory storage; copying data from the memory card to the memory card construct; and informing the device that a new memory card has been inserted and may be accessed from the non-volatile memory storage.Type: ApplicationFiled: September 18, 2007Publication date: March 19, 2009Inventor: R. Scott Tetrick
-
Publication number: 20090070526Abstract: A data caching method comprising identifying whether data stored in a first data block on a storage medium is cacheable; setting a first cacheability attribute associated with the first data block in a data structure to identify whether the data in the first data block is cacheable; monitoring I/O requests submitted for accessing target data in the first data block; determining whether the target data is cacheable based on the first cacheability attribute; and applying algorithms that implement cache policy to the target data, in response to determining that the target data is cacheable.Type: ApplicationFiled: September 12, 2007Publication date: March 12, 2009Inventors: R. Scott Tetrick, Dale J. Juenemann