Patents by Inventor Ramnath Venkatraman
Ramnath Venkatraman has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8044437Abstract: An improved integrated circuit cell architecture is provided for configurability between a memory cell or logic elements. The cell architecture is configured on variable layers above a first layer of metal, with the first layer of metal and layers therebelow reserved as fixed layers. By coupling a maximum of two layout cells together, a single-port or dual-port memory cell is realized. Likewise, by interconnecting transistors within a single cell or transistors among two or more cells, a logic device is realized. Within each cell, the bit lines are arranged on a layer separate from the wordlines, and extend orthogonal to each other.Type: GrantFiled: May 16, 2005Date of Patent: October 25, 2011Assignee: LSI Logic CorporationInventors: Ramnath Venkatraman, Carl Anthony Monzel, III, Subramanian Ramesh
-
Publication number: 20110051304Abstract: An integrated circuit power supply decoupling circuit includes a capacitor and a protection circuit. The capacitor has a first terminal and a second terminal. The protection circuit includes a first transistor having a first conduction path, and a second transistor having a second conduction path. One terminal of the first conduction path is connected to the first terminal of the capacitor, and another terminal of the first conduction path is connected to a first power supply rail. One terminal of the second conduction path is connected to the second terminal of the capacitor, and another terminal of the second conduction path is connected to a second power supply rail.Type: ApplicationFiled: July 19, 2010Publication date: March 3, 2011Applicant: LSI CorporationInventors: Ramnath Venkatraman, Ruggero Castagnetti
-
Patent number: 7869251Abstract: Disclosed is a method and device for providing fast-response One-Time-Programmable (OTP) memory based on SRAM memory technology and the inherent breakdown characteristics of a MOS transistor. Each memory cell of an SRAM memory cell circuit is connected to a programming circuit. The programming circuit is comprised of two groups of MOS transistors connected to the storage nodes (SN and SNB, where SNB is the complementary value of SN) of the two cross-coupled inverters of the SRAM memory circuit. A desired data set is loaded into the circuit and then is burned-in by applying and repeatedly cycling a “burn-in” voltage across the source and drain of the MOS transistors of the programming circuit that approaches the ON STATE trigger voltage of the characteristic bipolar junction transistor contained within the MOS transistors.Type: GrantFiled: September 26, 2008Date of Patent: January 11, 2011Assignee: LSI CorporationInventors: Ramnath Venkatraman, Ruggero Castagnetti, Subramanian Ramesh
-
Publication number: 20100080035Abstract: Disclosed is a method and device for providing fast-response One-Time-Programmable (OTP) memory based on SRAM memory technology and the inherent breakdown characteristics of a MOS transistor. Each memory cell of an SRAM memory cell circuit is connected to a programming circuit. The programming circuit is comprised of two groups of MOS transistors connected to the storage nodes (SN and SNB, where SNB is the complementary value of SN) of the two cross-coupled inverters of the SRAM memory circuit. A desired data set is loaded into the circuit and then is burned-in by applying and repeatedly cycling a “burn-in” voltage across the source and drain of the MOS transistors of the programming circuit that approaches the ON STATE trigger voltage of the characteristic bipolar junction transistor contained within the MOS transistors.Type: ApplicationFiled: September 26, 2008Publication date: April 1, 2010Inventors: Ramnath Venkatraman, Ruggero Castagnetti, Subramanian Ramesh
-
Publication number: 20100083193Abstract: A method incorporating adaptive body biasing into an integrated circuit design flow includes the steps of (A) adding adaptive body biasing input/outputs (I/Os) during a bonding layout stage of the integrated circuit design flow, (B) floorplanning the integrated circuit design, (C) generating an adaptive body biasing mesh and (D) generating a layout of the integrated circuit design based upon a plurality of adaptive body biasing corners.Type: ApplicationFiled: September 29, 2008Publication date: April 1, 2010Inventors: Benjamin Mbouombouo, Ramnath Venkatraman, Ruggero Castagnetti
-
Patent number: 7440356Abstract: The present invention provides a system and method for designing and modularly expanding multiport bitcells. A modular design approach is described that reduces the complexity of designing multiport bitcells while complying with DFM rules across various semiconductor fabrication providers. The modular design may be parsed into modules such as read port modules, write port modules, and pull-up modules that may be easily interconnected to build a multiport bitcell. These modules may also be independently sized and assembled to achieve desired read margins, write margins, static noise margins as well as read access times and write times.Type: GrantFiled: July 13, 2006Date of Patent: October 21, 2008Assignee: LSI CorporationInventors: Ramnath Venkatraman, Ruggero Castagnetti, Subramanian Ramesh
-
Patent number: 7404154Abstract: A basic cell circuit architecture having plurality of cells with fixed transistors configurable for the formation of logic devices and/or single/dual port memory devices within a structured ASIC is provided. Different configurations of ensuing integrated circuits are achieved by forming variable interconnect layers above the fixed structures. The circuit architecture can achieve interconnection of transistors within a single cell and/or across multiple cells. The interconnection can be configured to form basic logic gates as well as more complex digital and analog subsystems. In addition, each cell contains a layout of transistors that can be variably coupled to achieve a memory device, such as a SRAM device. By having the capability of forming either a logic circuit element, a memory device, or both, the circuit architecture is both memory-centric and logic-centric, and more fully adaptable to modern-day SoCs.Type: GrantFiled: July 25, 2005Date of Patent: July 22, 2008Assignee: LSI CorporationInventors: Ramnath Venkatraman, Michael N. Dillon, David A. Gardner, Carl Anthony Monzel, III, Subramanian Ramesh, Robert C. Armstrong, Gary Scott Delp, Scott Allen Peterson
-
Publication number: 20080013383Abstract: The present invention provides a system and method for designing and modularly expanding multiport bitcells. A modular design approach is described that reduces the complexity of designing multiport bitcells while complying with DFM rules across various semiconductor fabrication providers. The modular design may be parsed into modules such as read port modules, write port modules, and pull-up modules that may be easily interconnected to build a multiport bitcell. These modules may also be independently sized and assembled to achieve desired read margins, write margins, static noise margins as well as read access times and write times.Type: ApplicationFiled: July 13, 2006Publication date: January 17, 2008Inventors: Ramnath Venkatraman, Ruggero Castagnetti, Subramanian Ramesh
-
Patent number: 7304874Abstract: Improved layouts of binary and ternary content addressable memory cells (BCAM and TCAM) are shown. A content addressable memory cell layout has a plurality of P+ diffusion areas and a plurality of N+ diffusion areas that do not enclose isolation regions and on which shallow trench isolation stress can exert minimal influence on the drive current of the memories. Further, all transistors in the content addressable memory cell layout are oriented in the same direction to avoid unintended variations in electrical performance. The CAM layouts are “process friendly” to accommodate requirements of advanced process technologies such as the 90 nm process.Type: GrantFiled: March 8, 2005Date of Patent: December 4, 2007Assignee: LSI CorporationInventors: Ramnath Venkatraman, Ruggero Castagnetti, Joseph Eugene Glenn
-
Publication number: 20060203530Abstract: Improved layouts of binary and ternary content addressable memory cells (BCAM and TCAM) are shown. A content addressable memory cell layout has a plurality of P+ diffusion areas and a plurality of N+ diffusion areas that do not enclose isolation regions and on which shallow trench isolation stress can exert minimal influence on the drive current of the memories. Further, all transistors in the content addressable memory cell layout are oriented in the same direction to avoid unintended variations in electrical performance. The CAM layouts are “process friendly” to accommodate requirements of advanced process technologies such as the 90 nm process.Type: ApplicationFiled: March 8, 2005Publication date: September 14, 2006Inventors: Ramnath Venkatraman, Ruggero Castagnetti, Joseph Glenn
-
Patent number: 7082067Abstract: A circuit for measuring the performance of a memory cell. The circuit includes a ring oscillator, which includes a plurality of memory cells. The performance of the memory cell can be determined from an oscillation frequency of the ring oscillator. The circuit accurately verifies the performance of the memory cell without modifying the memory cell. This avoids altering the transient AC characteristics of the memory cell when predicting its performance.Type: GrantFiled: September 3, 2004Date of Patent: July 25, 2006Assignee: LSI Logic CorporationInventors: Ramnath Venkatraman, Ruggero Castagnetti
-
Patent number: 7069535Abstract: A method of silicon design reproducibility enhancement using priority assignments prior to performing a conventional optical proximity correction process on a device. The present invention seeks to improve the manufacturability of VLSI devices. The present invention inserts a priority assignment step prior to the conventional OPC correction process in order to assert better control over transistor parameters. The priority assignment step sorts the layout by degree of importance to the cell/device performance. Areas designated as critical are given higher priority values while areas designated as non-critical are given lower priority values. The present invention imposes more precise accuracy requirements to high priority value areas and less precise accuracy requirements to low priority value areas. As a result, the present invention imposes the tightest accuracy requirements to critical areas of device performance, rather than attempting to achieve overall accuracy during the OPC correction process.Type: GrantFiled: June 3, 2003Date of Patent: June 27, 2006Assignee: LSI Logic CorporationInventors: Olga A. Kobozeva, Mario Garza, Ramnath Venkatraman
-
Patent number: 7042747Abstract: Two new ternary CAM bitcell design options are presented that provide compact layout solutions while maximizing matchline channels routing through the cells. In both layouts, the first inventive layout, an asymmetric layout of the 6T-SRAM bitcell is used to improve ease of layout, density, and performance of ternary CAM cells. In the second inventive layout, n-type diffusions for the SRAM bitcell and the comparison circuit are separated, creating a bitcell having a more even cell aspect ratio.Type: GrantFiled: January 19, 2005Date of Patent: May 9, 2006Assignee: LSI Logic CorporationInventors: Ruggero Castagnetti, Ramnath Venkatraman, Joseph E. Glenn
-
Publication number: 20060050600Abstract: A circuit for measuring the performance of a memory cell. The circuit includes a ring oscillator, which includes a plurality of memory cells. The performance of the memory cell can be determined from an oscillation frequency of the ring oscillator. The circuit accurately verifies the performance of the memory cell without modifying the memory cell. This avoids altering the transient AC characteristics of the memory cell when predicting its performance.Type: ApplicationFiled: September 3, 2004Publication date: March 9, 2006Inventors: Ramnath Venkatraman, Ruggero Castagnetti
-
Patent number: 7006369Abstract: The present invention provides a method and apparatus for reconfiguring a memory array. Aspects of the present invention include fabricating the memory array as at least one row of single-port cells up to a first metal layer. A split word line having first and second word lines is coupled to the single-port cells in each row, wherein the first word line is patterned in the first metal layer, and the second word line is patterned in a second metal layer. The split word line is further coupled to a spacer cell in the row. The method and apparatus further include programming the memory array into custom configurations based on whether the first and second word lines are connected over the spacer cell, or whether the first and second word lines are left unconnected.Type: GrantFiled: August 27, 2003Date of Patent: February 28, 2006Assignee: LSI Logic CorporationInventors: Ramnath Venkatraman, Rugger Castagnetti, Subramanian Ramesh
-
Patent number: 7006370Abstract: A memory cell architecture is provided herein for increasing memory speed, performance and robustness within a highly compact memory cell layout. Though only a few embodiments are provided herein, a feature common to all embodiments includes a novel means for sharing one or more contact structures between vertically adjacent memory cells. In particular, one or more contact structures may be shared unequally between two vertically adjacent memory cells for reducing a vertical dimension, or length, of the memory cell. Other features are disclosed for producing the highly compact memory cell layout. The various features of the present invention may be combined to produce high-performance, high-density memory arrays.Type: GrantFiled: November 18, 2003Date of Patent: February 28, 2006Assignee: LSI Logic CorporationInventors: Subramanian Ramesh, Ruggero Castagnetti, Ramnath Venkatraman
-
Patent number: 6980462Abstract: An improved memory cell architecture is provided herein for reducing, or altogether eliminating, chip-level routing congestion in System-on-Chip environments. Though only a few embodiments are provided herein, features common to the described embodiments include: the formation of bitlines in a lower-level metallization layer of the memory array, and the use of word lines and ground supply lines, both formed in inter-level metallization layer(s) of the memory array, for effective shielding of the bitlines against routing signals in the chip-level routing layer.Type: GrantFiled: November 18, 2003Date of Patent: December 27, 2005Assignee: LSI Logic CorporationInventors: Subramanian Ramesh, Ruggero Castagnetti, Ramnath Venkatraman
-
Patent number: 6934174Abstract: A method and system for reconfiguring a memory array is disclosed. Initially, the cells in the memory array are patterned with substantially the same structure up to a predefined layer. Thereafter, the memory array is reconfigured by patterning the cells above the predefined layer such that a first plurality of cells function as memory cells, and a second plurality of cells are patterned as a dummy row or column that function as a breakpoint for the memory array.Type: GrantFiled: September 3, 2003Date of Patent: August 23, 2005Assignee: LSI Logic CorporationInventors: Ruggero Castagnetti, Ramnath Venkatraman, Subramanian Ramesh
-
Publication number: 20050047254Abstract: A method and apparatus for reconfiguring a memory array is disclosed. Aspects of the present invention include fabricating the memory array as at least one row of single-port cells up to a first metal layer. A split word line having first and second word lines is coupled to the single-port cells in each row, wherein the first word line is patterned in the first metal layer, and the second word line is patterned in a second metal layer. The split word line is further coupled to a spacer cell in the row. The method and apparatus further include programming the base memory array into custom configurations based on whether the first and second word lines are connected over the spacer cell, or whether the first and second word lines are left unconnected.Type: ApplicationFiled: August 27, 2003Publication date: March 3, 2005Inventors: Ramnath Venkatraman, Rugger Castagnetti, Subramanian Ramesh
-
Publication number: 20050047238Abstract: A method and system for reconfiguring a memory array is disclosed. Initially, the cells in the memory array are patterned with substantially the same structure up to a predefined layer. Thereafter, the memory array is reconfigured by patterning the cells above the predefined layer such that a first plurality of cells function as memory cells, and a second plurality of cells are patterned as a dummy row or column that function as a breakpoint for the memory array.Type: ApplicationFiled: September 3, 2003Publication date: March 3, 2005Inventors: Ruggero Castagnetti, Ramnath Venkatraman, Subramanian Ramesh