Patents by Inventor Reza M. Bacchus
Reza M. Bacchus has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11403159Abstract: An apparatus comprising: a drive carrier assembly (DCA) including; an energy storage device having at least a portion thereof encased by a housing; and a printed circuit assembly to detect a power failure of a host computing device, wherein the printed circuit assembly has a first portion coupled to the energy storage device and a second portion coupled to a backplane of the host computing device.Type: GrantFiled: January 29, 2020Date of Patent: August 2, 2022Assignee: Hewlett Packard Enterprise Development LPInventors: John Norton, James Jeffery Schulze, Reza M. Bacchus, Robert C. Elliott, Troy A. Della Fiora, Keith Sauer, Darrel G. Gaston
-
Patent number: 11232848Abstract: In some examples, a memory module includes an error status indicator, an error address register, and error tracking circuitry. The error tracking circuitry may detect that memory data stored at a memory address for the memory module includes an error. In response, and without overwriting the memory data stored at the memory address, the error tracking circuitry may set the error status indicator and store the memory address in the error address register.Type: GrantFiled: April 30, 2015Date of Patent: January 25, 2022Assignee: Hewlett Packard Enterprise Development LPInventor: Reza M. Bacchus
-
Patent number: 11132042Abstract: An example apparatus comprises a drive carrier assembly which may include a memory device, and an energy storage device having at least a portion thereof encased in a housing. In some examples, the apparatus may include a printed circuit assembly to detect a power failure of a host computing device. The printed circuit assembly, may have a first portion coupled to the energy storage device and a second portion coupled to a backplane of the host computing device.Type: GrantFiled: January 31, 2018Date of Patent: September 28, 2021Assignee: Hewlett Packard Enterprise Development LPInventors: John Norton, James Jeffery Schulze, Reza M. Bacchus, Robert C. Elliott, Troy Anthony Della Fiora, Keith Sauer, Darrel G. Gaston
-
Patent number: 10777294Abstract: One example includes a system. The system includes an error injection system. The error injection system includes an error injector to store a programmable control structure to define a memory error. The error injector being further used to inject the memory error into a respective one of a plurality of memory storage elements associated with a memory system at a predetermined address via an address controller and to determine if the memory error at the predetermined address associated with the respective one of the plurality of memory storage elements is corrected via error-correcting code (ECC) memory associated with the memory system.Type: GrantFiled: January 26, 2016Date of Patent: September 15, 2020Assignee: Hewlett Packard Enterprise Development LPInventors: Melvin K. Benedict, Reza M. Bacchus, Chi-li-ma Harnold
-
Publication number: 20200167219Abstract: An apparatus comprising: a drive carrier assembly (DCA) including; an energy storage device having at least a portion thereof encased by a housing; and a printed circuit assembly to detect a power failure of a host computing device, wherein the printed circuit assembly has a first portion coupled to the energy storage device and a second portion coupled to a backplane of the host computing deviceType: ApplicationFiled: January 29, 2020Publication date: May 28, 2020Inventors: John NORTON, James Jeffery SCHULZE, Reza M. BACCHUS, Robert C. ELLIOTT, Troy A. DELLA FIORA, Keith SAUER, Darrel G. GASTON
-
Patent number: 10521294Abstract: In one implementation, a memory module with on-die error correction code (ECC) with scrub operation capabilities and a programmable patrol scrub period is coupled to a memory controller that causes error correction operations to perform based on a power status of an energy storage device.Type: GrantFiled: June 30, 2015Date of Patent: December 31, 2019Assignee: Hewlett-Packard Development Company, L.P.Inventor: Reza M Bacchus
-
Patent number: 10504578Abstract: A volatile memory device includes a memory array of volatile charge storage cells, a counter to track a time since the volatile memory device has received a read/write command and a control element to automatically change the volatile memory device to a lower power state based on the time tracked by the counter.Type: GrantFiled: October 25, 2015Date of Patent: December 10, 2019Assignee: Hewlett Packard Enterprise Development LPInventors: Reza M Bacchus, Melvin K Benedict, Eric L Pope
-
Patent number: 10453516Abstract: An example device in accordance with an aspect of the present disclosure includes a memory module having a voltage regulator module (VRM) to receive input power and deliver output power to components of the memory module at a first power plane. A sufficient number of stitching capacitors are to couple the first power plane to a second power plane.Type: GrantFiled: February 20, 2018Date of Patent: October 22, 2019Assignee: Hewlett Packard Enterprise Development LPInventors: Reza M Bacchus, Melvin K Benedict, Stephen F Contreras, Eric L Pope, Chi K Sides, Chun-Pin Huang
-
Publication number: 20190235598Abstract: An example apparatus comprises a drive carrier assembly which may include a memory device, and an energy storage device having at least a portion thereof encased in a housing. In some examples, the apparatus may include a printed circuit assembly to detect a power failure of a host computing device. The printed circuit assembly, may have a first portion coupled to the energy storage device and a second portion coupled to a backplane of the host computing device.Type: ApplicationFiled: January 31, 2018Publication date: August 1, 2019Inventors: John Norton, James Jeffery Schulze, Reza M. Bacchus, Robert C. Elliott, Troy Anthony Della Fiora, Keith Sauer, Darrel G. Gaston
-
Patent number: 10216659Abstract: An example system includes a memory controller; a memory bus coupled to the memory controller; and a dual inline memory module (DIMM) coupled to the memory controller through the memory bus. The DIMM includes a dynamic random access memory (DRAM) portion; a storage portion; and a gate array portion coupled to the memory bus to detect memory access signals and to store information related to the memory access signals on the storage portion.Type: GrantFiled: May 30, 2014Date of Patent: February 26, 2019Assignee: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LPInventors: Jim W Brainard, Hubert E Brinkmann, Jr., Kevin T Lim, Mitchel E Wright, Raghavan V Venugopal, Reza M Bacchus
-
Publication number: 20190013085Abstract: One example includes a system. The system includes an error injection system. The error injection system includes an error injector to store a programmable control structure to define a memory error. The error injector being further used to inject the memory error into a respective one of a plurality of memory storage elements associated with a memory system at a predetermined address via an address controller and to determine if the memory error at the predetermined address associated with the respective one of the plurality of memory storage elements is corrected via error-correcting code (ECC) memory associated with the memory system.Type: ApplicationFiled: January 26, 2016Publication date: January 10, 2019Inventors: Melvin K. Benedict, Reza M. Bacchus, Chi-li-ma Harnold
-
Publication number: 20180301183Abstract: A volatile memory device includes a memory array of volatile charge storage cells, a counter to track a time since the volatile memory device has received a read/write command and a control element to automatically change the volatile memory device to a lower power state based on the time tracked by the counter.Type: ApplicationFiled: October 25, 2015Publication date: October 18, 2018Inventors: Reza M BACCHUS, Melvin K BENEDICT, Eric L POPE
-
Publication number: 20180293189Abstract: A memory device includes a memory storage media to store data for the memory device. A memory manager initiates an autonomous precharge of a buffered page into the memory storage media in the absence of detecting a command at an input of the memory device for a period of time that exceeds a threshold.Type: ApplicationFiled: October 13, 2015Publication date: October 11, 2018Inventors: Reza M BACCHUS, Melvin K BENEDICT, Eric L POPE
-
Publication number: 20180218763Abstract: An example device in accordance with an aspect of the present disclosure includes a memory module having a voltage regulator module (VRM) to receive input power and deliver output power to components of the memory module at a first power plane. A sufficient number of stitching capacitors are to couple the first power plane to a second power plane.Type: ApplicationFiled: February 20, 2018Publication date: August 2, 2018Inventors: Reza M. BACCHUS, Melvin K. BENEDICT, Stephen F. CONTRERAS, Eric L. POPE, Chi K. SIDES, Chun-Pin HUANG
-
Patent number: 9928897Abstract: An example device in accordance with an aspect of the present disclosure includes a memory module having a voltage regulator module (VRM) to receive input power and deliver output power to components of the memory module at a first power plane. At least one stitching capacitor is to couple the first power plane to a second power plane.Type: GrantFiled: February 27, 2015Date of Patent: March 27, 2018Assignee: Hewlett Packard Enterprise Development LPInventors: Reza M. Bacchus, Melvin K. Benedict, Stephen F. Contreras, Eric L. Pope, Chi K. Sides, Chun-Pin Huang
-
Publication number: 20170372799Abstract: In some examples, a memory module includes an error status indicator, an error address register, and error tracking circuitry. The error tracking circuitry may detect that memory data stored at a memory address for the memory module includes an error. In response, and without overwriting the memory data stored at the memory address, the error tracking circuitry may set the error status indicator and store the memory address in the error address register.Type: ApplicationFiled: April 30, 2015Publication date: December 28, 2017Inventor: Reza M. Bacchus
-
Publication number: 20170243626Abstract: An example device in accordance with an aspect of the present disclosure includes a memory module having a voltage regulator module (VRM) to receive input power and deliver output power to components of the memory module at a first power plane. At least one stitching capacitor is to couple the first power plane to a second power plane.Type: ApplicationFiled: February 27, 2015Publication date: August 24, 2017Applicant: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LPInventors: Reza M. BACCHUS, Melvin K. BENEDICT, Stephen F. CONTRERAS, Eric L. POPE, Chi K. SIDES, Chun-Pin HUANG
-
Publication number: 20170199831Abstract: An example system includes a memory controller; a memory bus coupled to the memory controller; and a dual inline memory module (DIMM) coupled to the memory controller through the memory bus. The DIMM includes a dynamic random access memory (DRAM) portion; a storage portion; and a gate array portion coupled to the memory bus to detect memory access signals and to store information related to the memory access signals on the storage portion.Type: ApplicationFiled: May 30, 2014Publication date: July 13, 2017Inventors: Jim W. Brainard, Hubert E Brinkmann, Kevin T Lim, Mitchel E Wright, Raghavan V Venugopal, Reza M Bacchus
-
Patent number: 9268609Abstract: Techniques are described for assigning an application thread to a cache. A newly created application thread may be assigned to a plurality of caches. The cache assignment that optimizes performance may be determined. The newly created application thread may be associated with the determined cache.Type: GrantFiled: April 30, 2013Date of Patent: February 23, 2016Assignee: Hewlett Packard Enterprise Development LPInventor: Reza M. Bacchus
-
Publication number: 20150227461Abstract: A technique includes during in-service use of a memory package in a computer system, using a first interface to access a defective address memory of the memory package. The defective address memory is accessible by a manufacturer of the memory package prior to the in-service use using a second interface of the memory package other than the first interface. In connection with the in-service use of the memory package, the memory package is repair, a repair that includes storing a defective address in the defective address memory to change an address mapping for at least one cell of the storage array.Type: ApplicationFiled: October 31, 2012Publication date: August 13, 2015Inventors: Melvin K. Benedict, Eric L. Pope, Reza M. Bacchus, Guy E. McSwain, Joseph W. Fahy