Patents by Inventor Richard J. Brown
Richard J. Brown has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20130126888Abstract: An edge terminated semiconductor device is described including a GaN substrate; a doped GaN epitaxial layer grown on the GaN substrate including an ion-implanted insulation region, wherein the ion-implanted region has a resistivity that is at least 90% of maximum resistivity and a conductive layer, such as a Schottky metal layer, disposed over the GaN epitaxial layer, wherein the conductive layer overlaps a portion of the ion-implanted region. A Schottky diode is prepared using the Schottky contact structure.Type: ApplicationFiled: November 21, 2011Publication date: May 23, 2013Inventors: Isik C. Kizilyalli, Hui Nie, Andrew P. Edwards, Linda Romano, David Bour, Richard J. Brown, Thomas R. Prunty
-
Publication number: 20130127006Abstract: A method for fabricating a III-nitride semiconductor device includes providing a III-nitride substrate having a first surface and a second surface opposing the first surface, forming a III-nitride epitaxial layer coupled to the first surface of the III-nitride substrate, and removing at least a portion of the III-nitride epitaxial layer to form a first exposed surface. The method further includes forming a dielectric layer coupled to the first exposed surface, removing at least a portion of the dielectric layer, and forming a metallic layer coupled to a remaining portion of the dielectric layer such that the remaining portion of the dielectric layer is disposed between the III-nitride epitaxial layer and the metallic layer.Type: ApplicationFiled: November 18, 2011Publication date: May 23, 2013Applicant: EPOWERSOFT, INC.Inventors: Madhan Raj, Richard J. Brown, Thomas R. Prunty, David P. Bour, lsik C. Kizilyalli, Hui Nie, Andrew P. Edwards, Linda Romano
-
Publication number: 20130112985Abstract: An integrated device including a vertical III-nitride FET and a Schottky diode includes a drain comprising a first III-nitride material, a drift region comprising a second III-nitride material coupled to the drain and disposed adjacent to the drain along a vertical direction, and a channel region comprising a third III-nitride material coupled to the drift region. The integrated device also includes a gate region at least partially surrounding the channel region, a source coupled to the channel region, and a Schottky contact coupled to the drift region. The channel region is disposed between the drain and the source along the vertical direction such that current flow during operation of the vertical III-nitride FET and the Schottky diode is along the vertical direction.Type: ApplicationFiled: November 4, 2011Publication date: May 9, 2013Applicant: EPOWERSOFT, INC.Inventors: Isik C. Kizilyalli, Hui Nie, Andrew P. Edwards, Linda Romano, David P. Bour, Richard J. Brown, Thomas R. Prunty
-
Publication number: 20130087879Abstract: A semiconductor structure includes a III-nitride substrate characterized by a first conductivity type and having a first side and a second side opposing the first side, a III-nitride epitaxial layer of the first conductivity type coupled to the first side of the III-nitride substrate, and a plurality of III-nitride epitaxial structures of a second conductivity type coupled to the III-nitride epitaxial layer. The semiconductor structure further includes a III-nitride epitaxial formation of the first conductivity type coupled to the plurality of III-nitride epitaxial structures, and a metallic structure forming a Schottky contact with the III-nitride epitaxial formation and coupled to at least one of the plurality of III-nitride epitaxial structures.Type: ApplicationFiled: October 11, 2011Publication date: April 11, 2013Applicant: EPOWERSOFT, INC.Inventors: Andrew Edwards, Hui Nie, Isik C. Kizilyalli, Richard J. Brown, David P. Bour, Linda Romano, Thomas R. Prunty
-
Publication number: 20130087878Abstract: A semiconductor structure includes a III-nitride substrate with a first side and a second side opposing the first side. The III-nitride substrate is characterized by a first conductivity type and a first dopant concentration. The semiconductor structure also includes a III-nitride epitaxial structure including a first III-nitride epitaxial layer coupled to the first side of the III-nitride substrate and a plurality of III-nitride regions of a second conductivity type. The plurality of III-nitride regions have at least one III-nitride epitaxial region of the first conductivity type between each of the plurality of III-nitride regions. The semiconductor structure further includes a first metallic structure electrically coupled to one or more of the plurality of III-nitride regions and the at least one III-nitride epitaxial region. A Schottky contact is created between the first metallic structure and the at least one III-nitride epitaxial region.Type: ApplicationFiled: October 11, 2011Publication date: April 11, 2013Applicant: EPOWERSOFT, INC.Inventors: Andrew P. Edwards, Hui Nie, Isik C. Kizilyalli, Linda Romano, David P. Bour, Richard J. Brown, Thomas R. Prunty
-
Publication number: 20130087835Abstract: A semiconductor structure includes a III-nitride substrate with a first side and a second side opposing the first side. The III-nitride substrate is characterized by a first conductivity type and a first dopant concentration. The semiconductor structure further includes a III-nitride epitaxial layer of the first conductivity type coupled to the first surface of the III-nitride substrate, a first metallic structure electrically coupled to the second surface of the III-nitride substrate, and a III-nitride epitaxial structure of a second conductivity type coupled to the III-nitride epitaxial layer. The III-nitride epitaxial structure comprises at least one edge termination structure.Type: ApplicationFiled: October 11, 2011Publication date: April 11, 2013Applicant: EPOWERSOFT, INC.Inventors: Andrew Edwards, Hui Nie, Isik C. Kizilyalli, Richard J. Brown, David P. Bour, Linda Romano, Thomas R. Prunty
-
Publication number: 20130087803Abstract: An integrated device including a III-nitride HEMT and a Schottky diode includes a substrate comprising a first III-nitride material and a drift region comprising a second III-nitride material coupled to the substrate and disposed adjacent to the substrate along a vertical direction. The integrated device also includes a first barrier layer coupled to the drift region and a channel layer comprising a third III-nitride material having a first bandgap and coupled to the barrier layer. The integrated device further includes a second barrier layer characterized by a second bandgap and coupled to the channel layer and a Schottky contact coupled to the drift region. The second bandgap is greater than the first bandgap.Type: ApplicationFiled: October 6, 2011Publication date: April 11, 2013Applicant: EPOWERSOFT, INC.Inventors: Isik C. Kizilyalli, Hui Nie, Andrew P. Edwards, Linda Romano, David P. Bour, Richard J. Brown, Thomas R. Prunty
-
Publication number: 20130075748Abstract: A method of forming a doped region in a III-nitride substrate includes providing the III-nitride substrate and forming a masking layer having a predetermined pattern and coupled to a portion of the III-nitride substrate. The III-nitride substrate is characterized by a first conductivity type and the predetermined pattern defines exposed regions of the III-nitride substrate. The method also includes heating the III-nitride substrate to a predetermined temperature and placing a dual-precursor gas adjacent the exposed regions of the III-nitride substrate. The dual-precursor gas includes a nitrogen source and a dopant source. The method further includes maintaining the predetermined temperature for a predetermined time period, forming p-type III-nitride regions adjacent the exposed regions of the III-nitride substrate, and removing the masking layer.Type: ApplicationFiled: September 22, 2011Publication date: March 28, 2013Applicant: EPOWERSOFT, INC.Inventors: David P. Bour, Richard J. Brown, Isik C. Kizilyalli, Thomas R. Prunty, Linda Romano, Andrew P. Edwards, Hui Nie, Mahdan Raj
-
Publication number: 20130056743Abstract: A diode includes a substrate characterized by a first dislocation density and a first conductivity type, a first contact coupled to the substrate, and a masking layer having a predetermined thickness and coupled to the semiconductor substrate. The masking layer comprises a plurality of continuous sections and a plurality of openings exposing the substrate and disposed between the continuous sections. The diode also includes an epitaxial layer greater than 5 ?m thick coupled to the substrate and the masking layer. The epitaxial layer comprises a first set of regions overlying the plurality of openings and characterized by a second dislocation density and a second set of regions overlying the set of continuous sections and characterized by a third dislocation density less than the first dislocation density and the second dislocation density. The diode further includes a second contact coupled to the epitaxial layer.Type: ApplicationFiled: September 2, 2011Publication date: March 7, 2013Applicant: EPOWERSOFT, INC.Inventors: David P. Bour, Linda Romano, Thomas R. Prunty, Isik C. Kizilyalli, Hui Nie, Andrew P. Edwards, Richard J. Brown
-
Publication number: 20130032813Abstract: A method of growing a III-nitride-based epitaxial structure includes providing a substrate in an epitaxial growth reactor and heating the substrate to a predetermined temperature. The method also includes flowing a gallium-containing gas into the epitaxial growth reactor and flowing a nitrogen-containing gas into the epitaxial growth reactor. The method further includes flowing a gettering gas into the epitaxial growth reactor. The predetermined temperature is greater than 1000° C.Type: ApplicationFiled: August 4, 2011Publication date: February 7, 2013Applicant: ePowersoft, Inc.Inventors: Isik C. Kizilyalli, Hui Nie, Andrew P. Edwards, Linda Romano, David P. Bour, Richard J. Brown, Thomas R. Prunty
-
Publication number: 20130032814Abstract: A semiconductor device includes a III-nitride substrate having a first conductivity type and a first electrode electrically coupled to the III-nitride substrate. The semiconductor device also includes a III-nitride material having a second conductivity type coupled to the III-nitride substrate at a regrowth interface and a p-n junction disposed between the III-nitride substrate and the regrowth interface.Type: ApplicationFiled: August 4, 2011Publication date: February 7, 2013Applicant: EPOWERSOFT, INC.Inventors: David P. Bour, Thomas R. Prunty, Linda Romano, Andrew P. Edwards, Isik C. Kizilyalli, Hui Nie, Richard J. Brown, Mahdan Raj
-
Publication number: 20130032811Abstract: A vertical III-nitride field effect transistor includes a drain comprising a first III-nitride material, a drain contact electrically coupled to the drain, and a drift region comprising a second III-nitride material coupled to the drain and disposed adjacent to the drain along a vertical direction. The field effect transistor also includes a channel region comprising a third III-nitride material coupled to the drift region, a gate region at least partially surrounding the channel region, and a gate contact electrically coupled to the gate region. The field effect transistor further includes a source coupled to the channel region and a source contact electrically coupled to the source. The channel region is disposed between the drain and the source along the vertical direction such that current flow during operation of the vertical III-nitride field effect transistor is along the vertical direction.Type: ApplicationFiled: August 4, 2011Publication date: February 7, 2013Applicant: EPOWERSOFT, INC.Inventors: Isik C. Kizilyalli, Hui Nie, Andrew P. Edwards, Linda Romano, David P. Bour, Richard J. Brown, Thomas R. Prunty
-
Publication number: 20130032812Abstract: A vertical III-nitride field effect transistor includes a drain comprising a first III-nitride material, a drain contact electrically coupled to the drain, and a drift region comprising a second III-nitride material coupled to the drain. The field effect transistor also includes a channel region comprising a third III-nitride material coupled to the drain and disposed adjacent to the drain along a vertical direction, a gate region at least partially surrounding the channel region, having a first surface coupled to the drift region and a second surface on a side of the gate region opposing the first surface, and a gate contact electrically coupled to the gate region. The field effect transistor further includes a source coupled to the channel region and a source contact electrically coupled to the source.Type: ApplicationFiled: August 4, 2011Publication date: February 7, 2013Applicant: EPOWERSOFT, INC.Inventors: Isik C. Kizilyalli, Hui Nie, Andrew P. Edwards, Linda Romano, David P. Bour, Richard J. Brown, Thomas R. Prunty
-
Publication number: 20130015552Abstract: Embodiments of the invention include a III-nitride semiconductor layer including a first portion having a first defect density and a second portion having a second defect density. The first defect density is greater than the second defect density. An insulating material is disposed over the first portion. The insulating material is not formed on or is removed from the second portion.Type: ApplicationFiled: July 12, 2011Publication date: January 17, 2013Applicant: EPOWERSOFT, INC.Inventors: Isik C. Kizilyalli, David P. Bour, Richard J. Brown, Andrew P. Edwards, Hui Nie, Linda T. Romano
-
Publication number: 20120309172Abstract: A method of reusing a III-nitride growth substrate according to embodiments of the invention includes epitaxially growing a III-nitride semiconductor structure on a III-nitride substrate. The III-nitride semiconductor structure includes a sacrificial layer and an additional layer grown over the sacrificial layer. The sacrificial layer is implanted with at least one implant species. The III-nitride substrate is separated from the additional layer at the implanted sacrificial layer. In some embodiments the III-nitride substrate is GaN and the sacrificial layer is GaN, an aluminum-containing III-nitride layer, or an indium-containing III-nitride layer. In some embodiments, the III-nitride substrate is separated from the additional layer by etching the implanted sacrificial layer.Type: ApplicationFiled: May 31, 2011Publication date: December 6, 2012Applicant: EPOWERSOFT, INC.Inventors: Linda T. Romano, David P. Bour, Richard J. Brown, Andrew P. Edwards, Isik C. Kizilyalli, Hui Nie, Thomas R. Prunty
-
Patent number: 6248903Abstract: The invention concerns a novel chemical process for the manufacture of methyl (2S)-2-[3R)-3-(N-[tert-butyloxycarbonyl]amino)-2-oxopyrrolidin-1-yl]propionate.Type: GrantFiled: October 26, 2000Date of Patent: June 19, 2001Assignee: Zeneca LimitedInventors: Richard J Brown, Craig S Harris, Chiu W Leung, Ian Patel
-
Patent number: 6056098Abstract: A fluid coupling device is disclosed of the type having an output coupling assembly (13) and an input coupling member (11). Control of the flow of viscous fluid between a reservoir chamber (35) and an operating chamber (33) is by rotation of a valve arm (43), to cover or uncover a fill opening (45). Rotation of the valve arm is affected by an actuator assembly (61). A raised portion (79) on a plate (73) attached to an armature (67) biases the valve arm (43) into sealing engagement with a surface (31) which defines a fill port (45,89), thus reducing fluid leakage from the reservoir (35) back into the operating chamber (33). A portion (85) which covers the fill port includes a dimple (91) which is disposed within the fill opening when the valve arm is in its closed position (FIG. 5). As the valve arm begins to move toward its open position (FIG.Type: GrantFiled: February 4, 1998Date of Patent: May 2, 2000Assignee: Borg-Warner Automotive, Inc.Inventors: Richard J. Brown, William E. Koch
-
Patent number: 5511643Abstract: A fluid coupling device is disclosed including a cover member (11) and an actuator assembly (35) disposed adjacent thereto for actuating a valve member (31). The cover includes an annular fluxring (49), which may be cast into the cover (11) and defines a radially inner surface (57). Extending radially inward from the surface (57) is an annular dovetail portion (59) defining radially outer surfaces (61,63). The cover member includes a cast central portion (55) disposed radially inward of the fluxring (49). As the cast central portion (55) cools, subsequent to casting, it shrinks and seals against the outer surfaces (61,63) of the dovetail (59), because the cover member (11) has a coefficient of thermal contraction which is greater than that of the fluxring (49), thus eliminating the formation of radial clearances between the cast central portion (55) and the inner surface (57) of the fluxring (49).Type: GrantFiled: August 15, 1994Date of Patent: April 30, 1996Assignee: Eaton CorporationInventor: Richard J. Brown
-
Patent number: 5152384Abstract: A fluid coupling device is provided of the type including an input coupling (11) and an output coupling assembly (13) including a case cover member (17) including a chimney portion (39) and chimney extension (81). The coupling includes a valve plate (31) defining a fluid port (45), and operation of the coupling is controlled in response to the rotational position of the valve arm (43), by means of a valve shaft (41). The position of the valve shaft (41) is controlled, in response to an electrical input signal by means of an actuator assembly (61), which includes an annular steel housing member (63). The housing member is stationary, and is mounted relative to the chimney extension (81) by means of a set of ball bearings (77) which comprise the only bearing support between the actuator assembly (61) and the rotating coupling.Type: GrantFiled: October 31, 1991Date of Patent: October 6, 1992Assignee: Eaton CorporationInventor: Richard J. Brown
-
Patent number: D573508Type: GrantFiled: March 9, 2007Date of Patent: July 22, 2008Inventor: Richard J. Brown, Jr.