Patents by Inventor Richard J Carter
Richard J Carter has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20100213553Abstract: Methods for forming a semiconductor device comprising a semiconductor substrate are provided. In accordance with an exemplary embodiment, a method comprises forming a channel layer overlying the semiconductor substrate, forming a channel capping layer having a first surface overlying the channel layer, oxidizing the first surface of the channel capping layer, and depositing a high-k dielectric layer overlying the channel capping layer.Type: ApplicationFiled: February 23, 2009Publication date: August 26, 2010Applicant: ADVANCED MICRO DEVICES, INC.Inventors: Michael HARGROVE, Richard J. CARTER, Ying H. TSANG, George KLUTH, Kisik CHOI
-
Publication number: 20100148277Abstract: The present invention is directed to structures and methods of fabricating electromechanical memory cells having nanotube crossbar elements. Such memory cells include a substrate having transistor with a contact that electrically contacts with the transistor. A first support layer is formed over the substrate with an opening that defines a lower chamber above the electrical contact. A nanotube crossbar element is arranged to span the lower chamber. A second support layer is formed with an opening that defines a top chamber above the lower chamber, the top chamber including an extension region that extends beyond an edge of the lower chamber to expose a portion of the top surface of the first support layer. A roof layer covers the top of the top chamber and includes an aperture that exposes a portion of the extension region of the top chamber and includes a plug that extends into the aperture in the roof layer to seal the top and bottom chambers.Type: ApplicationFiled: February 23, 2010Publication date: June 17, 2010Applicant: Nantero, Inc.Inventors: Richard J. Carter, Peter A. Burke, Verne C. Hornback, Thomas Rueckes, Claude L. Bertin
-
Patent number: 7723192Abstract: A method is provided for manufacturing an integrated circuit including a short channel (SC) device and a long channel (LC) device each overlaid by an interlayer dielectric. The SC device has an SC gate stack and the LC device initially has a dummy gate. In one embodiment, the method includes the steps of removing the dummy gate to form an LC device trench, and depositing metal gate material over the SC device and the LC device. The metal gate material contacts the SC gate stack and substantially fills the LC device trench.Type: GrantFiled: March 14, 2008Date of Patent: May 25, 2010Assignee: Advanced Micro Devices, Inc.Inventors: Richard J. Carter, Michael J. Hargrove, George J. Kluth, John G. Pellerin
-
Patent number: 7704888Abstract: Methods for removing photoresist from semiconductor structures are provided. In an exemplary embodiment, a method for removing photoresist from a semiconductor structure having a high-k dielectric material layer overlying a substrate comprises depositing a photoresist overlying the high-k dielectric material layer and patterning the photoresist. The temperature of the substrate is adjusted to a temperature of no less than about 400° C. and hydrogen gas is excited to form a hydrogen plasma of excited H and H2 species. The photoresist is subjected to the excited H and H2 species from the hydrogen plasma.Type: GrantFiled: January 23, 2007Date of Patent: April 27, 2010Assignee: Globalfoundries Inc.Inventor: Richard J. Carter
-
Publication number: 20100072623Abstract: Semiconductor device structures and related fabrication methods are provided herein. One fabrication method relates to the formation of conductive contact plugs for a semiconductor device. The method begins by providing a semiconductor device structure having a conductive contact region, a layer of insulating material overlying the conductive contact region, and a via formed in the layer of insulating material and terminating at the conductive contact region. The fabrication process then deposits a first electrically conductive material on the semiconductor device structure such that the first electrically conductive material at least partially fills the via. Then, the process anisotropically etches a portion of the first electrically conductive material located in the filled via, resulting in a lined via. Thereafter, the process deposits a second electrically conductive material on the semiconductor device structure such that the second electrically conductive material at least partially fills the lined via.Type: ApplicationFiled: September 19, 2008Publication date: March 25, 2010Applicant: ADVANCED MICRO DEVICES, INC.Inventors: Christopher M. PRINDLE, Richard J. CARTER, Doug LEE, Man Fai NG
-
Publication number: 20100052094Abstract: A method of manufacturing a semiconductor device is provided herein, where the width effect is reduced in the resulting semiconductor device. The method involves providing a substrate having semiconductor material, forming an isolation trench in the semiconductor material, and lining the isolation trench with a liner material that substantially inhibits formation of high-k material thereon. The lined trench is then filled with an insulating material. Thereafter, a layer of high-k gate material is formed over at least a portion of the insulating material and over at least a portion of the semiconductor material. The liner material divides the layer of high-k gate material, which prevents the migration of oxygen over the active region of the semiconductor material.Type: ApplicationFiled: August 27, 2008Publication date: March 4, 2010Applicant: ADVANCED MICRO DEVICES, INC.Inventors: Richard J. Carter, George J. Kluth, Michael J. Hargrove
-
Publication number: 20100044782Abstract: Embodiments of an integrated circuit are provided. In one embodiment, the integrated circuit includes a substrate, a short channel (SC) device, and a long channel (LC) device. The short channel device includes an SC gate insulator overlying a first portion of the substrate, an SC metal gate overlying the SC gate insulator, a polycrystalline silicon layer overlying the metal gate, and a silicide layer formed on the polycrystalline silicon layer. The long channel (LC) device includes an LC gate insulator overlying a second portion of the substrate and an LC metal gate overlying the LC gate insulator. An etch stop layer overlies an upper surface of the substrate, and an interlayer dielectric overlies an upper surface of the etch stop layer. An SC cap is disposed in the interlayer dielectric, overlies the device, and is formed substantially from the same metal as is the LC metal gate.Type: ApplicationFiled: October 28, 2009Publication date: February 25, 2010Applicant: ADVANCED MICRO DEVICES, INC.Inventors: Richard J. CARTER, Michael J. HARGROVE, George J. KLUTH, John G. PELLERIN
-
Patent number: 7666701Abstract: The present invention is directed to structures and methods of fabricating electromechanical memory cells having nanotube crossbar elements. Such memory cells include a substrate having transistor with a contact that electrically contacts with the transistor. A first support layer is formed over the substrate with an opening that defines a lower chamber above the electrical contact. A nanotube crossbar element is arranged to span the lower chamber. A second support layer is formed with an opening that defines a top chamber above the lower chamber, the top chamber including an extension region that extends beyond an edge of the lower chamber to expose a portion of the top surface of the first support layer. A roof layer covers the top of the top chamber and includes an aperture that exposes a portion of the extension region of the top chamber and includes a plug that extends into the aperture in the roof layer to seal the top and bottom chambers.Type: GrantFiled: May 5, 2006Date of Patent: February 23, 2010Assignee: Nantero, Inc.Inventors: Richard J. Carter, Peter A. Burke, Verne C. Hornback
-
Publication number: 20090294754Abstract: A method for patterning CNTs on a wafer wherein a CNT layer is provided on a substrate, a hard mask film is deposited on the CNT layer, a BARC layer (optional) is coated on the hard mask film, and a resist is patterned on the BARC layer (or directly on the hard mask film if the BARC layer is not included). Then, the resist pattern is effectively transferred to the hard mask film by etching the BARC layer (if provided) and etching partly into, but not entirely through, the hard mask film (i.e., etching is stopped before reaching the CNT layer). Then, the resist and the BARC layer (if provided) is stripped, and the hard mask pattern is effectively transferred to the CNTs by etching away (preferably by using C1, F plasma) the portions of the hard mask which have been already partially etched away.Type: ApplicationFiled: May 22, 2009Publication date: December 3, 2009Applicant: NANTERO, INC.Inventors: Shiqun GU, Peter G. MCGRATH, James ELMER, Richard J. CARTER, Thomas RUECKES
-
Publication number: 20090230463Abstract: A method is provided for manufacturing an integrated circuit including a short channel (SC) device and a long channel (LC) device each overlaid by an interlayer dielectric. The SC device has an SC gate stack and the LC device initially has a dummy gate. In one embodiment, the method includes the steps of removing the dummy gate to form an LC device trench, and depositing metal gate material over the SC device and the LC device. The metal gate material contacts the SC gate stack and substantially fills the LC device trench.Type: ApplicationFiled: March 14, 2008Publication date: September 17, 2009Applicant: ADVANCED MICRO DEVICES, INC.Inventors: Richard J. CARTER, Michael J. HARGROVE, George J. KLUTH, John G. PELLERIN
-
Patent number: 7571200Abstract: A seedable pseudo-random number generator. A linear feedback shift register (LFSR) arrangement is used to generate a first pseudo-random number, and a cellular automata is used to generate a second pseudo-random number. The bits of the LFSR arrangement are XORed with bits of the cellular automata to generate the output pseudo-random number.Type: GrantFiled: April 24, 2002Date of Patent: August 4, 2009Assignee: Hewlett-Packard Development Company, L.P.Inventors: J. Barry Shackleford, Richard J. Carter, Motoo Tanaka
-
Patent number: 7538040Abstract: A method for patterning CNTs on a wafer wherein a CNT layer is provided on a substrate, a hard mask film is deposited on the CNT layer, a BARC layer (optional) is coated on the hard mask film, and a resist is patterned on the BARC layer (or directly on the hard mask film if the BARC layer is not included). Then, the resist pattern is effectively transferred to the hard mask film by etching the BARC layer (if provided) and etching partly into, but not entirely through, the hard mask film (i.e., etching is stopped before reaching the CNT layer) Then, the resist and the BARC layer (if provided) is stripped, and the hard mask pattern is effectively transferred to the CNTs by etching away (preferably by using Cl, F plasma) the portions of the hard mask which have been already partially etched away.Type: GrantFiled: December 8, 2005Date of Patent: May 26, 2009Assignee: Nantero, Inc.Inventors: Shiqun Gu, Peter G. McGrath, James Elmer, Richard J. Carter, Thomas Rueckes
-
Publication number: 20080308882Abstract: A method to maintain a well-defined gate stack profile, deposit or grow a uniform gate dielectric, and maintain gate length CD control by means of an inert insulating liner deposited after dummy gate etch and before the spacer process. The liner material is selective to wet chemicals used to remove the dummy gate oxide thereby preventing undercut in the spacer region. The method is aimed at making the metal gate electrode technology a feasible technology with maximum compatibility with the existing fabrication environment for multiple generations of CMOS transistors, including those belonging to the 65 nm, 45 nm and 25 nm technology nodes, that are being used in analog, digital or mixed signal integrated circuit for various applications such as communication, entertainment, education and security products.Type: ApplicationFiled: June 17, 2008Publication date: December 18, 2008Applicant: LSI CORPORATIONInventors: Richard J. Carter, Wai Lo, Sey-Shing Sun, Hong Lin, Verne Hornback
-
Patent number: 7405116Abstract: A method to maintain a well-defined gate stack profile, deposit or grow a uniform gate dielectric, and maintain gate length CD control by means of an inert insulating liner deposited after dummy gate etch and before the spacer process. The liner material is selective to wet chemicals used to remove the dummy gate oxide thereby preventing undercut in the spacer region. The method is aimed at making the metal gate electrode technology a feasible technology with maximum compatibility with the existing fabrication environment for multiple generations of CMOS transistors, including those belonging to the 65 nm, 45 nm and 25 nm technology nodes, that are being used in analog, digital or mixed signal integrated circuit for various applications such as communication, entertainment, education and security products.Type: GrantFiled: August 11, 2004Date of Patent: July 29, 2008Assignee: LSI CorporationInventors: Richard J. Carter, Wai Lo, Sey-Shing Sun, Hong Lin, Verne Hornback
-
Publication number: 20080176388Abstract: Methods for removing photoresist from semiconductor structures are provided. In an exemplary embodiment, a method for removing photoresist from a semiconductor structure having a high-k dielectric material layer overlying a substrate comprises depositing a photoresist overlying the high-k dielectric material layer and patterning the photoresist. The temperature of the substrate is adjusted to a temperature of no less than about 400° C. and hydrogen gas is excited to form a hydrogen plasma of excited H and H2 species. The photoresist is subjected to the excited H and H2 species from the hydrogen plasma.Type: ApplicationFiled: January 23, 2007Publication date: July 24, 2008Inventor: Richard J. Carter
-
Patent number: 7402770Abstract: A microelectronic switch having a substrate layer, an electrically conductive switching layer formed on the substrate layer, an electrically conductive cavity layer formed on the switching layer, an electrically conductive cap layer formed on the cavity layer, the cap layer forming a first electrode and a second electrode that are physically and electrically separated one from another, and which both at least partially overlie the switching layer, and a cavity disposed between the switching layer and the second electrode, where the switching is layer is flexible to make electrical contact with the second electrode by flexing through the cavity upon selective application of an electrical bias.Type: GrantFiled: November 9, 2005Date of Patent: July 22, 2008Assignee: LSI Logic CorporationInventors: Sey-Shing Sun, Hemanshu D. Bhatt, Peter A. Burke, Richard J. Carter
-
Patent number: 7376741Abstract: An HTTP server is programmed to detect timed-out client requests by inferring states of its client-server connections. These connections, being full-duplex, can each be viewed as including a client-to-server channel and a server-to-client channel. The state of the server-to-client channel can be inferred by examining local server information to determine whether the client-to-server channel is still established. The server processes a request by a client if the inferred state indicates that the server-to-client channel is still established, and the server terminates the client request if the inferred state indicates that the server-to-client channel is no longer established. Consequently, the server does not expend resources by processing timed-out or dead client requests.Type: GrantFiled: March 19, 1999Date of Patent: May 20, 2008Assignee: Hewlett-Packard Development Corporation, L.P.Inventors: Richard J. Carter, Ludmila Cherkasova
-
Patent number: 7082453Abstract: The present invention is a counter that takes advantage of the speed and implementation of the LFSR counter by utilizing separate digit counters, each digit counter having a period that is a relative prime to the other digit counter periods. The total period will be the product of all the digit counter periods. Since all digits count independently, there is no carry structure between the digits and hence no delay incurred by carry chains. The pseudorandom number counting sequence for each digit still occurs but is ameliorated by the fact that the digital periods are small and can readily be converted to decimal equivalents by table-lookup and residue lookup.Type: GrantFiled: September 27, 2002Date of Patent: July 25, 2006Assignee: Hewlett-Packard Development Company, L.P.Inventors: J. Barry Shackleford, Richard J. Carter
-
Patent number: 6968275Abstract: The present invention provides a method and apparatus to significantly accelerate the searching process based on the Monte Carlo principle and the lattice model. Specifically, the energy status of a lattice-based protein conformation is evaluated by modeling the folding process through a pipelined digital circuit using a number of state machines. The pipelined digital circuit reduces the time required for the determination of the energy status of a particular conformation and, therefore, significantly accelerates the searching speed for the lowest energy status. The present invention also permits real-time tuning of problem parameters by the experimenter.Type: GrantFiled: February 22, 2002Date of Patent: November 22, 2005Assignee: Hewlett-Packard Development Company, L.P.Inventors: J Barry Shackleford, Gregory S. Snider, Richard J Carter
-
Patent number: 6813215Abstract: Exemplary embodiments of the present invention are directed to providing a memory having N write ports, where N is greater than one. The memory includes a first data memory unit having a plurality of storage locations addressable by a range of addresses and having less than N write ports; the memory also includes a second data memory unit having a plurality of storage locations addressable by the range of addresses, the second data memory having less than N write ports. The memory further includes a control unit configured to select among the first and second memory units in response to a read command having an associated read address which falls within the address range. The control unit includes multiple control memory units each with less than N write ports.Type: GrantFiled: December 23, 2002Date of Patent: November 2, 2004Assignee: Hewlett-Packard Development Company, L.P.Inventor: Richard J. Carter