Patents by Inventor Richard L. Coulson
Richard L. Coulson has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11657889Abstract: Error correction values for a memory device include row error correction values and column error correction values for the same memory array. The memory device includes a memory array that is addressable in two spatial dimensions: a row dimension and a column dimension. The memory array is written as rows of data, and can be read as rows in the row dimension or read as columns in the column dimension. A data write triggers updates to row error correction values and to column error correction values.Type: GrantFiled: March 23, 2020Date of Patent: May 23, 2023Assignee: Intel CorporationInventors: Jawad B. Khan, Richard L. Coulson, Zion S. Kwok, Ravi H. Motwani
-
Patent number: 11500887Abstract: Technologies for tuning performance and/or accuracy of similarity search using stochastic associative memories (SAM). Under a first subsampling approach, columns associated with set bits in a search key comprising a binary bit vector are subsampled. Matching set bits for the subsampled columns are aggregated on a row-wise basis to generate similarity scores, which are then ranked. A similar scheme is applied for all the columns with set bits in the search key and the results for top ranked rows are compared to evaluate a tradeoff between throughput boost versus lost accuracy. A second approach called continuous column read, and iterative approach is employed that continuously scores the rows as each new column read is complete. The similarity scores for an N-1 and Nth-1 iteration are ranked, a rank correlation is calculated, and a determination is made to whether the rank correlation meets or exceeds a threshold.Type: GrantFiled: April 9, 2021Date of Patent: November 15, 2022Assignee: Intel CorporationInventors: Sourabh Dongaonkar, Jawad B. Khan, Chetan Chauhan, Dipanjan Sengupta, Mariano Tepper, Theodore Willke, Richard L. Coulson
-
Publication number: 20210224267Abstract: Technologies for tuning performance and/or accuracy of similarity search using stochastic associative memories (SAM). Under a first subsampling approach, columns associated with set bits in a search key comprising a binary bit vector are subsampled. Matching set bits for the subsampled columns are aggregated on a row-wise basis to generate similarity scores, which are then ranked. A similar scheme is applied for all the columns with set bits in the search key and the results for top ranked rows are compared to evaluate a tradeoff between throughput boost versus lost accuracy. A second approach called continuous column read, and iterative approach is employed that continuously scores the rows as each new column read is complete. The similarity scores for an N-1 and Nth-1 iteration are ranked, a rank correlation is calculated, and a determination is made to whether the rank correlation meets or exceeds a threshold.Type: ApplicationFiled: April 9, 2021Publication date: July 22, 2021Inventors: Sourabh DONGAONKAR, Jawad B. KHAN, Chetan CHAUHAN, Dipanjan SENGUPTA, Mariano TEPPER, Theodore WILLKE, Richard L. COULSON
-
Publication number: 20200219580Abstract: Error correction values for a memory device include row error correction values and column error correction values for the same memory array. The memory device includes a memory array that is addressable in two spatial dimensions: a row dimension and a column dimension. The memory array is written as rows of data, and can be read as rows in the row dimension or read as columns in the column dimension. A data write triggers updates to row error correction values and to column error correction values.Type: ApplicationFiled: March 23, 2020Publication date: July 9, 2020Inventors: Jawad B. KHAN, Richard L. COULSON, Zion S. KWOK, Ravi H. MOTWANI
-
Patent number: 10372339Abstract: The present disclosure relates to an extensible memory hub. An apparatus may include a first extensible non-volatile memory (NVM) hub (EN hub). The first EN hub includes an upstream interface port configured to couple the first EN hub to an NVM controller or to a second EN hub; a downstream interface port configured to couple the first EN hub to a third EN hub or to a NVM device; at least one NVM device port, each NVM device port configured to couple the first EN hub to a respective NVM device via a NVM channel; and an EN hub controller. The EN hub controller includes command logic configured to initialize the first EN hub in response to an initialize chain command from the NVM controller, the initializing including enumerating each NVM device coupled to the first EN hub and each of one or more associated NVM dies.Type: GrantFiled: June 7, 2016Date of Patent: August 6, 2019Assignee: Intel CorporationInventors: Randall K. Webb, Jawad B. Khan, Richard L. Coulson, Knut S. Grimsrud, Brian M. Yablon
-
Patent number: 10120608Abstract: A data de-duplication approach leverages acceleration hardware in SSDs for performing digest computations used in de-duplication operations and support on behalf of an attached host, thereby relieving the host from the computing burden of the digest computation in de-duplication (de-dupe) processing. De-dupe processing typically involve computation and comparison of message digests (MD) and/or hash functions. Such MD functions are often also employed for cryptographic operations such as encryption and authentication. Often, SSDs include onboard hardware accelerators for MD functions associated with security features of the SSDs. However, the hardware accelerators may also be invoked for computing a message digest result and returning the result to the host, effectively offloading the burden of MD computation from the host, similar to an external hardware accelerator, but without redirecting the data since the digest computation is performed on a data stream passing through the SSD for storage.Type: GrantFiled: March 17, 2017Date of Patent: November 6, 2018Assignee: Intel CorporationInventors: Jawad B. Khan, Knut S. Grimsrud, Richard L. Coulson
-
Publication number: 20170322746Abstract: A data de-duplication approach leverages acceleration hardware in SSDs for performing digest computations used in de-duplication operations and support on behalf of an attached host, thereby relieving the host from the computing burden of the digest computation in de-duplication (de-dupe) processing. De-dupe processing typically involve computation and comparison of message digests (MD) and/or hash functions. Such MD functions are often also employed for cryptographic operations such as encryption and authentication. Often, SSDs include onboard hardware accelerators for MD functions associated with security features of the SSDs. However, the hardware accelerators may also be invoked for computing a message digest result and returning the result to the host, effectively offloading the burden of MD computation from the host, similar to an external hardware accelerator, but without redirecting the data since the digest computation is performed on a data stream passing through the SSD for storage.Type: ApplicationFiled: March 17, 2017Publication date: November 9, 2017Inventors: Jawad B. Khan, Knut S. Grimsrud, Richard L. Coulson
-
Patent number: 9619167Abstract: A data de-duplication approach leverages acceleration hardware in SSDs for performing digest computations used in de-duplication operations and support on behalf of an attached host, thereby relieving the host from the computing burden of the digest computation in de-duplication (de-dupe) processing. De-dupe processing typically involve computation and comparison of message digests (MD) and/or hash functions. Such MD functions are often also employed for cryptographic operations such as encryption and authentication. Often, SSDs include onboard hardware accelerators for MD functions associated with security features of the SSDs. However, the hardware accelerators may also be invoked for computing a message digest result and returning the result to the host, effectively offloading the burden of MD computation from the host, similar to an external hardware accelerator, but without redirecting the data since the digest computation is performed on a data stream passing through the SSD for storage.Type: GrantFiled: November 27, 2013Date of Patent: April 11, 2017Assignee: Intel CorporationInventors: Jawad B. Khan, Knut S. Grimsrud, Richard L. Coulson
-
Publication number: 20160364143Abstract: The present disclosure relates to an extensible memory hub. An apparatus may include a first extensible non-volatile memory (NVM) hub (EN hub). The first EN hub includes an upstream interface port configured to couple the first EN hub to an NVM controller or to a second EN hub; a downstream interface port configured to couple the first EN hub to a third EN hub or to a NVM device; at least one NVM device port, each NVM device port configured to couple the first EN hub to a respective NVM device via a NVM channel; and an EN hub controller. The EN hub controller includes command logic configured to initialize the first EN hub in response to an initialize chain command from the NVM controller, the initializing including enumerating each NVM device coupled to the first EN hub and each of one or more associated NVM dies.Type: ApplicationFiled: June 7, 2016Publication date: December 15, 2016Applicant: Intel CorporationInventors: RANDALL K. WEBB, JAWAD B. KHAN, RICHARD L. COULSON, KNUT S. GRIMSRUD, BRIAN M. YABLON
-
Publication number: 20160283390Abstract: Methods and apparatus related to improving storage cache performance by using compressibility of the data as a criteria for cache insertion or allocation and deletion are described. In one embodiment, memory stores one or more cache lines corresponding to a compressed version of data (e.g., in response to a determination that the data is compressible). It is determined whether the one or more cache lines are to be retained or inserted in the memory based at least in part on an indication of compressibility of the data. Other embodiments are also disclosed and claimed.Type: ApplicationFiled: March 27, 2015Publication date: September 29, 2016Applicant: Intel CorporationInventor: Richard L. Coulson
-
Patent number: 9396065Abstract: The present disclosure relates to an extensible memory hub. An apparatus may include a first extensible non-volatile memory (NVM) hub (EN hub). The first EN hub includes an upstream interface port configured to couple the first EN hub to an NVM controller or to a second EN hub; a downstream interface port configured to couple the first EN hub to a third EN hub or to a NVM device; at least one NVM device port, each NVM device port configured to couple the first EN hub to a respective NVM device via a NVM channel; and an EN hub controller. The EN hub controller includes command logic configured to initialize the first EN hub in response to an initialize chain command from the NVM controller, the initializing including enumerating each NVM device coupled to the first EN hub and each of one or more associated NVM dies.Type: GrantFiled: June 25, 2014Date of Patent: July 19, 2016Assignee: Intel CorporationInventors: Randall K. Webb, Jawad B. Khan, Richard L. Coulson, Knut S. Grimsrud, Brian M. Yablon
-
Publication number: 20160094619Abstract: Technologies for accelerating compute intensive operations such as encryption, decryption, encoding, decoding, etc. are described. In some embodiments the technologies leverage a hardware acceleration engine in or associated with one or more solid state drives to perform compute intensive operations, e.g. on behalf of server or other computing base. Systems, methods and computer readable media utilizing such technology are also described.Type: ApplicationFiled: September 26, 2014Publication date: March 31, 2016Inventors: JAWAD B. KHAN, KNUT R. GRIMSRUD, RICHARD L. COULSON
-
Patent number: 9251060Abstract: Described herein are embodiments of an apparatus configured for compression-enabled blending of data, a system including the apparatus configured for compression-enabled blending of data, and a method for compression-enabled blending of data. An apparatus configured for compression-enabled blending of data may include non-volatile memory configured to operate in a single-level cell mode and a multi-level cell mode, a compression module configured to compress data to generate compressed data, and a memory controller configured to write, in response to a reduction ratio of the compressed data being less than a threshold compression ratio, a first portion of the compressed data to the non-volatile memory in the single-level cell mode, and a second portion of the compressed data to the non-volatile memory in the multi-level cell mode. Other embodiments may be described and/or claimed.Type: GrantFiled: March 29, 2012Date of Patent: February 2, 2016Assignee: INTEL CORPORATIONInventors: Jawad B. Khan, Richard L. Coulson
-
Publication number: 20150378814Abstract: The present disclosure relates to an extensible memory hub. An apparatus may include a first extensible non-volatile memory (NVM) hub (EN hub). The first EN hub includes an upstream interface port configured to couple the first EN hub to an NVM controller or to a second EN hub; a downstream interface port configured to couple the first EN hub to a third EN hub or to a NVM device; at least one NVM device port, each NVM device port configured to couple the first EN hub to a respective NVM device via a NVM channel; and an EN hub controller. The EN hub controller includes command logic configured to initialize the first EN hub in response to an initialize chain command from the NVM controller, the initializing including enumerating each NVM device coupled to the first EN hub and each of one or more associated NVM dies.Type: ApplicationFiled: June 25, 2014Publication date: December 31, 2015Applicant: Intel CorporationInventors: RANDALL K. WEBB, JAWAD B. KHAN, RICHARD L. COULSON, KNUT S. GRIMSRUD, BRIAN M. YABLON
-
Patent number: 9202577Abstract: Embodiments of the present disclosure describe devices, methods, computer-readable media and systems configurations for solid state drive management in power loss recovery. Other embodiments may be described and/or claimed.Type: GrantFiled: June 7, 2012Date of Patent: December 1, 2015Assignee: Intel CorporationInventors: Richard P. Mangold, Richard L. Coulson, Robert J. Royer, Jr., Sanjeev N. Trika
-
Publication number: 20150149695Abstract: A data de-duplication approach leverages acceleration hardware in SSDs for performing digest computations used in de-duplication operations and support on behalf of an attached host, thereby relieving the host from the computing burden of the digest computation in de-duplication (de-dupe) processing. De-dupe processing typically involve computation and comparison of message digests (MD) and/or hash functions. Such MD functions are often also employed for cryptographic operations such as encryption and authentication. Often, SSDs include onboard hardware accelerators for MD functions associated with security features of the SSDs. However, the hardware accelerators may also be invoked for computing a message digest result and returning the result to the host, effectively offloading the burden of MD computation from the host, similar to an external hardware accelerator, but without redirecting the data since the digest computation is performed on a data stream passing through the SSD for storage.Type: ApplicationFiled: November 27, 2013Publication date: May 28, 2015Inventors: Jawad B. Khan, Knut S. Grimsrud, Richard L. Coulson
-
Publication number: 20140250257Abstract: Described herein are embodiments of an apparatus configured for compression-enabled blending of data, a system including the apparatus configured for compression-enabled blending of data, and a method for compression-enabled blending of data. An apparatus configured for compression-enabled blending of data may include non-volatile memory configured to operate in a single-level cell mode and a multi-level cell mode, a compression module configured to compress data to generate compressed data, and a memory controller configured to write, in response to a reduction ratio of the compressed data being less than a threshold compression ratio, a first portion of the compressed data to the non-volatile memory in the single-level cell mode, and a second portion of the compressed data to the non-volatile memory in the multi-level cell mode. Other embodiments may be described and/or claimed.Type: ApplicationFiled: March 29, 2012Publication date: September 4, 2014Inventors: Jawad B. Khan, Richard L. Coulson
-
Publication number: 20140223231Abstract: Embodiments of the present disclosure describe devices, methods, computer-readable media and systems configurations for solid state drive management in power loss recovery. Other embodiments may be described and/or claimed.Type: ApplicationFiled: June 7, 2012Publication date: August 7, 2014Inventors: Richard P. Mangold, Richard L. Coulson, Robert J. Royer, JR., Sanjeev N. Trika
-
Patent number: 8244970Abstract: An apparatus, as well as systems, methods, and articles can operate to record the address of write operations to a memory cached by a non-volatile cache prior to executing an operating system cache driver. In an embodiment, a non-volatile cache may be implemented by creating a device option read only memory (ROM), or modifying the associated computer basic input-output system (BIOS) to trap software interrupts associated with disk and other media access requests. Associated addresses, such as logical block addresses, can be stored in a log for data that is modified. The resulting log can be stored in a non-volatile medium, including the cache itself. If the available log space is not large enough to record all write activity prior to loading operating system drivers, a flag may be set to indicate the overrun condition.Type: GrantFiled: March 29, 2011Date of Patent: August 14, 2012Assignee: Intel CorporationInventors: Robert J. Royer, Jr., Richard L. Coulson
-
Patent number: 8086837Abstract: Briefly, in accordance with an embodiment of the invention, an apparatus and method to store initialization and configuration information is provided. The method may include storing basic input/output system (BIOS) software in a polymer memory. The method may further include copying a first portion of the BIOS software from the polymer memory to a random access memory (RAM) buffer of a memory controller, wherein the RAM buffer has a storage capacity of at least about two kilobytes (KB).Type: GrantFiled: July 31, 2008Date of Patent: December 27, 2011Assignee: Intel CorporationInventors: Kirk D. Brannock, John I. Garney, Richard L. Coulson