Patents by Inventor Richard L. Wheeler
Richard L. Wheeler has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9391833Abstract: A method may include receiving a message from a first Ethernet interface in a second Ethernet interface, wherein the message includes a first attribute indicative of an Ethernet service at the first interface according to a first operation, administration, or management (OAM) protocol. The method may further include mapping the first attribute to a second attribute, wherein the second attribute is in accordance with a second OAM protocol different than the first OAM protocol. The method may further include performing an operation at the second interface based on the second attribute.Type: GrantFiled: November 23, 2011Date of Patent: July 12, 2016Assignee: VERIZON PATENT AND LICENSING INC.Inventors: Roman Krzanowski, Michael U. Bencheck, Vincent Anthony Alesi, Virgil M. Vladescu, Richard L. Wheeler
-
Patent number: 8743559Abstract: An interconnect array is described. The interconnect array comprises a pattern of adjacent interconnect tiles, each interconnect tile comprising ten interconnect locations including eight I/O signal connectivity locations forming a perimeter array having a corner I/O signal connectivity location, a center connectivity location surrounded by the eight I/O signal connectivity locations in the perimeter array being a first ground connectivity location or a power connectivity location, and a second ground connectivity location adjacent to the corner I/O signal connectivity location of the perimeter array and externally offset from the perimeter array to form an asymmetrically shaped interconnect tile. At least one interconnect tile of the pattern of adjacent interconnect tiles has a center connectivity location that is a power connectivity location.Type: GrantFiled: February 11, 2013Date of Patent: June 3, 2014Assignee: Xilinx, Inc.Inventors: Paul Y. Wu, Richard L. Wheeler
-
Publication number: 20130128750Abstract: A method may include receiving a message from a first Ethernet interface in a second Ethernet interface, wherein the message includes a first attribute indicative of an Ethernet service at the first interface according to a first operation, administration, or management (OAM) protocol. The method may further include mapping the first attribute to a second attribute, wherein the second attribute is in accordance with a second OAM protocol different than the first OAM protocol. The method may further include performing an operation at the second interface based on the second attribute.Type: ApplicationFiled: November 23, 2011Publication date: May 23, 2013Applicant: VERIZON PATENT AND LICENSING INC.Inventors: Roman Krzanowski, Michael U. Bencheck, Vincent Anthony Alesi, Virgil M. Vladescu, Richard L. Wheeler
-
Patent number: 8395903Abstract: An interconnect array uses repeated application of an interconnect pattern (“tile”). The tile has eight I/O signal pins forming a perimeter array, a central pin that can be either a ground pin or an I/O power pin, and an offset ground pin. The I/O signal pins are associated with the same or multiple I/O banks. If the central pin is an I/O power pin, it is optionally associated with an I/O bank associated with one or more of the I/O signal pins.Type: GrantFiled: February 10, 2006Date of Patent: March 12, 2013Assignee: Xilinx, Inc.Inventors: Paul Ying-Fung Wu, Richard L. Wheeler
-
Patent number: 8386229Abstract: A simulation model is provided for flip-chip BGAs to help engineers determine the effects of IC package components. The simulation model includes a bump model, a package planes model, a package bypass capacitor model, a ball model and a PCB model. The simulation model in particular includes resistors, inductors, capacitors and transmission lines to simulate the electrical interaction between signal conductors, power/ground planes, vias and balls that exist in a flip-chip ball grid array (BGA) package. The simulation model helps engineers understand actual physical effects of flip-chip and IC package interactions, as well as the impact of the effects of power supply droop, ground bounce and crosstalk between adjacent signals, not only on the IC package level, but at the computer system level.Type: GrantFiled: April 17, 2009Date of Patent: February 26, 2013Assignee: Xilinx, Inc.Inventors: Raymond E. Anderson, Sanjay S. Mehta, Richard L. Wheeler
-
Patent number: 7372627Abstract: A holder for field glasses has a pair of substantially similar resilient receptacles that each has a main body with an open bottom and a narrower neck with an open top. A slot is located in each neck portion while a slit extends between each slot and its respective open bottom. The two receptacles are attached to each other so as to be parallel to one another and so that each slit generally faces the other receptacle. A pair of binoculars is inserted, ocular lens side first, through the bottoms of each main body by gapping each receptacle with the bridge of the binoculars passing through the gapped slits. Once the bridge is received within the slots of the two receptacles, the slits are degapped. Alternately, the binoculars themselves may have the form of a pair of drink receptacles.Type: GrantFiled: December 22, 2006Date of Patent: May 13, 2008Inventor: Richard L. Wheeler
-
Patent number: 6871290Abstract: A method for reducing a magnitude of a rate of current change of an integrated circuit is provided. The method uses a plurality of transistors controlled by a finite state machine, such as a counter, to gradually reduce current sourced from a power supply. Further, the finite state machine is controlled by a micro-architectural stage that determines when the integrated circuit needs to be powered down.Type: GrantFiled: August 14, 2001Date of Patent: March 22, 2005Assignee: Sun Microsystems, Inc.Inventors: Claude R. Gauthier, Tyler J. Thorp, Richard L. Wheeler, Brian W. Amick
-
Patent number: 6754616Abstract: A method of simulating the electrical behavior of an ideal transformer. The representation of the ideal transformer is frequency independent and can be used to simulate the behavior of an ideal transformer over the frequency range from DC to infinity. In one embodiment, the ideal transformer is represented as having an input sub-circuit and an output sub-circuit. Each sub-circuit includes a resistor connected in parallel across a current controlled current source. The input current, output current, current sources, and resistances are scaled by a scaling factor representing the turns ratio between the primary and secondary windings of a physical transformer. In the present invention, the current sources are responsible for the current scaling and the resistors are responsible for the impedance scaling. The circuit elements of the representation may be used as the basis for generating a set of input parameters for a circuit emulation program.Type: GrantFiled: January 31, 2000Date of Patent: June 22, 2004Assignee: Fujitsu LimitedInventors: Bidyut K. Sen, James C. Parker, Richard L. Wheeler
-
Publication number: 20030034817Abstract: An apparatus for reducing a magnitude of a rate of current change of an integrated circuit is provided. The method uses a counter stage controlled by a control stage to sequentially disable a plurality of transistors that are used to source current from a power supply. By sequentially disabling the plurality of transistors, a reduction of an amount of current occurs gradually, effectively reducing the magnitude of the rate of current change.Type: ApplicationFiled: August 14, 2001Publication date: February 20, 2003Inventors: Claude R. Gauthier, Tyler J. Thorp, Richard L. Wheeler, Brian W. Amick
-
Publication number: 20030037267Abstract: A method for reducing a magnitude of a rate of current change of an integrated circuit is provided. The method uses a plurality of transistors controlled by a finite state machine, such as a counter, to gradually reduce current sourced from a power supply. Further, the finite state machine is controlled by a micro-architectural stage that determines when the integrated circuit needs to be powered down.Type: ApplicationFiled: August 14, 2001Publication date: February 20, 2003Inventors: Claude R. Gauthier, Tyler J. Thorp, Richard L. Wheeler, Brian W. Amick
-
Patent number: 6483341Abstract: An apparatus for regulating resonance in a micro-chip has been developed. The method includes connecting a de-coupled capacitance across the supply and ground voltages, and connecting a band-pass shunt regulator that is in parallel to the capacitor across the supply and ground voltages. The regulator will short circuit the supply and ground voltages at a pre-determined frequency to reduce the resonance effect on the micro-chip.Type: GrantFiled: January 4, 2001Date of Patent: November 19, 2002Assignee: Sun Microsystems, Inc.Inventors: Claude R. Gauthier, Tyler J. Thorp, Richard L. Wheeler, Brian Amick
-
Patent number: 6456107Abstract: A method for regulating resonance in a micro-chip has been developed. The circuit includes an on-chip de-coupled capacitor that is shunted across the supply and ground voltages, and a band-pass shunt regulator that is in parallel to the capacitor across the supply and ground voltages. The regulator will short circuit the supply and ground voltages at a pre-determined frequency to reduce the resonance effect on the micro-chip.Type: GrantFiled: January 4, 2001Date of Patent: September 24, 2002Assignee: Sun Microsystems, Inc.Inventors: Claude R. Gauthier, Tyler J. Thorp, Richard L. Wheeler, Brian Amick
-
Patent number: 6441640Abstract: A circuit for regulating resonance in a micro-chip has been developed. The circuit includes micro-chip supply voltage and a ground voltage, and a band-pass shunt regulator that is in parallel to the capacitor across the supply and ground voltages. The regulator will short circuit the supply and ground voltages at a pre-determined frequency to reduce the resonance effect on the micro-chip.Type: GrantFiled: January 4, 2001Date of Patent: August 27, 2002Assignee: Sun Microsystems, Inc.Inventors: Claude R. Gauthier, Brian Amick, Tyler J. Thorp, Richard L. Wheeler
-
Publication number: 20020089347Abstract: A circuit for regulating resonance in a micro-chip has been developed. The circuit includes micro-chip supply voltage and a ground voltage, and a band-pass shunt regulator that is in parallel to the capacitor across the supply and ground voltages. The regulator will short circuit the supply and ground voltages at a pre-determined frequency to reduce the resonance effect on the micro-chip.Type: ApplicationFiled: January 4, 2001Publication date: July 11, 2002Inventors: Claude R. Gauthier, Brian Amick, Tyler J. Thorp, Richard L. Wheeler
-
Publication number: 20020084837Abstract: A circuit for regulating resonance in a micro-chip has been developed. The circuit includes an on-chip de-coupled capacitor that is shunted across the supply and ground voltages, and a band-pass shunt regulator that is in parallel to the capacitor across the supply and ground voltages. The regulator will short circuit the supply and ground voltages at a pre-determined frequency to reduce the resonance effect on the micro-chip.Type: ApplicationFiled: January 4, 2001Publication date: July 4, 2002Inventors: Claude R. Gauthier, Tyler J. Thorp, Richard L. Wheeler, Brian Amick
-
Publication number: 20020084836Abstract: A method for regulating resonance in a micro-chip has been developed. The method includes connecting a de-coupled capacitance across the supply and ground voltages, and connecting a band-pass shunt regulator that is in parallel to the capacitor across the supply and ground voltages. The regulator will short circuit the supply and ground voltages at a pre-determined frequency to reduce the resonance effect on the micro-chip.Type: ApplicationFiled: January 4, 2001Publication date: July 4, 2002Inventors: Claude R. Gauthier, Tyler J. Thorp, Richard L. Wheeler, Brian Amick
-
Patent number: 6034332Abstract: A power distribution structure for a multichip module including, a base plate, a plurality of mesas arranged in a pattern are formed on the base plate, the mesas having electrically conductive upper surfaces which lie substantially in a single plane. A thin, conformal dielectric layer is formed over the exposed side surfaces of the mesas and the exposed surfaces of the support base and a conductive material is deposited over the dielectric material filling the area between and surrounding the mesas. The upper surfaces of the mesas and the upper surface of the conductive material surrounding the mesas lie in substantially one plane and are electrically isolated from each other by the dielectric material.Type: GrantFiled: March 11, 1998Date of Patent: March 7, 2000Assignee: Fujitsu LimitedInventors: Larry Louis Moresco, Richard L. Wheeler, Solomon I. Beilin, David A. Horine
-
Patent number: 6025647Abstract: Disclosed is a redistribution layer having a patterned metallization layer for use in a flip chip integrated circuit device and a method for making the same. The redistribution layer includes a plurality of slot pads arranged along a periphery of the redistribution layer. The plurality of slot pads are formed from the patterned metallization layer. An array of bump pads are arranged in an inner portion of the redistribution layer such that the plurality of slot pads surround the array of bump pads, and the array of bump pads are formed from the patterned metallization layer. The redistribution layer further includes a plurality of traces that are formed from the patterned metallization layer and are configured to interconnect the plurality of slot pads to the array of bump pads. Each of the traces has a width that is selected to substantially equalize a resistance parameter associated with each of the plurality of traces.Type: GrantFiled: November 24, 1997Date of Patent: February 15, 2000Assignee: VLSI Technology, Inc.Inventors: Jayarama N. Shenoy, Richard L. Wheeler
-
Patent number: 5817533Abstract: Described are methods of manufacturing large substrate capacitors for multi-chip module applications and the like using procedures compatible with common semiconductor fabrication procedures. A capacitor is formed where the top electrode thereof is divided into a plurality of segmented pads which are initially electrically isolated from one another. Each segmented pad forms a capacitor with the underlying dielectric layer and bottom capacitor electrode. Each segmented capacitor is electrically tested, and defective ones are identified. A conductive layer is thereafter formed over the segmented pads such that the conductive layer is electrically isolated from the pads of defective capacitors. The conductive layer electrically couples the good capacitors in parallel to form a high-value bypass capacitor which has low parasitic inductance. Large embedded MCM bypass capacitors can thereby be fabricated with minimal impact to the overall manufacturing yield.Type: GrantFiled: July 29, 1996Date of Patent: October 6, 1998Assignee: Fujitsu LimitedInventors: Bidyut K. Sen, Michael G. Peters, Richard L. Wheeler, Wen-chou Vincent Wang
-
Patent number: 5765279Abstract: A power distribution structure for a multichip module and a method for fabricating the same are shown. According to the method of the present invention, a base plate is provided, a plurality of mesas arranged in a pattern are formed on the base plate, the mesas having electrically conductive upper surfaces which lie substantially in a single plane. A thin, conformal dielectric layer is then formed over the exposed surfaces of the mesas and the support base and a conductive material is deposited over the dielectric material filling the area between and surrounding the mesas. The resulting structure is then planarized, as by polishing, such that the upper surfaces of the mesas and the upper surface of the conductive material surrounding the mesas lie in substantially one plane and are electrically isolated from each other by the dielectric material.Type: GrantFiled: May 22, 1995Date of Patent: June 16, 1998Assignee: Fujitsu LimitedInventors: Larry Louis Moresco, Richard L. Wheeler, Solomon I. Beilin, David A. Horine