Patents by Inventor Robert C. Bowen
Robert C. Bowen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20150035074Abstract: A finFET device can include a source/drain contact recess having an optimal depth beyond which an incremental decrease in a spreading resistance value for a horizontal portion of a source/drain contact in the recess provided by increased depth may be less than an incremental increase in total resistance due to the increase in the vertical portion of the source/drain contact at the increased depth.Type: ApplicationFiled: March 27, 2014Publication date: February 5, 2015Inventors: Borna J. Obradovic, Mark S. Rodder, Jorge A. Kittl, Robert C. Bowen, Ryan M. Hatcher
-
Publication number: 20150035008Abstract: A finFET device can include a high mobility semiconductor material in a fin structure that can provide a channel region for the finFET device. A source/drain recess can be adjacent to the fin structure and a graded composition epi-grown semiconductor alloy material, that includes a component of the high mobility semiconductor material, can be located in the source/drain recess.Type: ApplicationFiled: March 26, 2014Publication date: February 5, 2015Applicant: Samsung Electronics Co., Ltd.Inventors: Jorge A. Kittl, Mark S. Rodder, Robert C. Bowen
-
Publication number: 20140329374Abstract: Methods of fabricating quantum well field effect transistors are provided. The methods may include forming a first barrier layer including a first delta doped layer on a quantum well layer and forming a second barrier layer including a second delta doped layer selectively on a portion of the first barrier layer in a first region of the substrate. The methods may also include patterning the first and second barrier layers and the quantum well layer to form a first quantum well channel structure in the first region and patterning the first barrier layer and the quantum well layer to form a second quantum well channel structure in a second region. The methods may further include forming a gate insulating layer on the first and second quantum well channel structures of the substrate and forming a gate electrode layer on the gate insulating layer.Type: ApplicationFiled: July 22, 2013Publication date: November 6, 2014Applicant: Samsung Electronics Co., Ltd.Inventors: Mark S. Rodder, Robert C. Bowen
-
Patent number: 8362462Abstract: A gated resonant tunneling diode (GRTD) that operates without cryogenic cooling is provided. This GRTD employs conventional CMOS process technology, preferably at the 65 nm node and smaller, which is different from other conventional quantum transistors that require other, completely different process technologies and operating conditions. To accomplish this, the GRTD uses a body of a first conduction type with a first electrode region and a second electrode region (each of a second conduction type) formed in the body. A channel is located between the first and second electrode regions in the body. A barrier region of the first conduction type is formed in the channel (with the doping level of the barrier region being greater than the doping level of the body), and a quantum well region of the second conduction type formed in the channel. Additionally, the barrier region is located between each of the first and second electrode regions and the quantum well region.Type: GrantFiled: February 9, 2011Date of Patent: January 29, 2013Assignee: Texas Instruments IncorporatedInventors: Henry L. Edwards, Robert C. Bowen, Tathagata Chatterjee
-
Publication number: 20120098590Abstract: A CMOS IC containing a quantum well electro-optical device (QWEOD) is disclosed. The QWEOD is formed in an NMOS transistor structure with a p-type drain region. The NLDD region abutting the p-type drain region forms a quantum well. The QWEOD may be fabricated with 65 nm technology node processes to have lateral dimensions less than 15 nm, enabling possible energy level separations above 50 meV. The quantum well electro-optical device may be operated in a negative conductance mode, in a photon emission mode or in a photo detection mode.Type: ApplicationFiled: August 26, 2011Publication date: April 26, 2012Applicant: Texas Instruments IncorporatedInventors: Henry L. Edwards, Tathagata Chatterjee, Robert C. Bowen
-
Publication number: 20110127572Abstract: A gated resonant tunneling diode (GRTD) that operates without cryogenic cooling is provided. This GRTD employs conventional CMOS process technology, preferably at the 65 nm node and smaller, which is different from other conventional quantum transistors that require other, completely different process technologies and operating conditions. To accomplish this, the GRTD uses a body of a first conduction type with a first electrode region and a second electrode region (each of a second conduction type) formed in the body. A channel is located between the first and second electrode regions in the body. A barrier region of the first conduction type is formed in the channel (with the doping level of the barrier region being greater than the doping level of the body), and a quantum well region of the second conduction type formed in the channel. Additionally, the barrier region is located between each of the first and second electrode regions and the quantum well region.Type: ApplicationFiled: February 9, 2011Publication date: June 2, 2011Applicant: Texas Instruments IncorporatedInventors: Henry L. Edwards, Robert C. Bowen, Tathagata Chatterjee
-
Patent number: 7943450Abstract: A gated resonant tunneling diode (GRTD) that operates without cryogenic cooling is provided. This GRTD employs conventional CMOS process technology, preferably at the 65 nm node and smaller, which is different from other conventional quantum transistors that require other, completely different process technologies and operating conditions. To accomplish this, the GRTD uses a body of a first conduction type with a first electrode region and a second electrode region (each of a second conduction type) formed in the body. A channel is located between the first and second electrode regions in the body. A barrier region of the first conduction type is formed in the channel (with the doping level of the barrier region being greater than the doping level of the body), and a quantum well region of the second conduction type formed in the channel. Additionally, the barrier region is located between each of the first and second electrode regions and the quantum well region.Type: GrantFiled: August 17, 2009Date of Patent: May 17, 2011Assignee: Texas Instruments IncorporatedInventors: Henry L. Edwards, Robert C. Bowen, Tathagata Chatterjee
-
Patent number: 7910918Abstract: A gated resonant tunneling diode (GRTD) that operates without cryogenic cooling is provided. This GRTD employs conventional CMOS process technology, preferably at the 65 nm node and smaller, which is different from other conventional quantum transistors that require other, completely different process technologies and operating conditions. To accomplish this, the GRTD uses a body of a first conduction type with a first electrode region and a second electrode region (each of a second conduction type) formed in the body. A channel is located between the first and second electrode regions in the body. A barrier region of the first conduction type is formed in the channel (with the doping level of the barrier region being greater than the doping level of the body), and a quantum well region of the second conduction type formed in the channel. Additionally, the barrier region is located between each of the first and second electrode regions and the quantum well region.Type: GrantFiled: August 17, 2009Date of Patent: March 22, 2011Assignee: Texas Instruments IncorporatedInventors: Henry L. Edwards, Robert C. Bowen, Tathagata Chatterjee
-
Publication number: 20100093140Abstract: A gated resonant tunneling diode (GRTD) that operates without cryogenic cooling is provided. This GRTD employs conventional CMOS process technology, preferably at the 65 nm node and smaller, which is different from other conventional quantum transistors that require other, completely different process technologies and operating conditions. To accomplish this, the GRTD uses a body of a first conduction type with a first electrode region and a second electrode region (each of a second conduction type) formed in the body. A channel is located between the first and second electrode regions in the body. A barrier region of the first conduction type is formed in the channel (with the doping level of the barrier region being greater than the doping level of the body), and a quantum well region of the second conduction type formed in the channel. Additionally, the barrier region is located between each of the first and second electrode regions and the quantum well region.Type: ApplicationFiled: August 17, 2009Publication date: April 15, 2010Applicant: Texas Instruments IncorporatedInventors: Henry L. Edwards, Robert C. Bowen, Tathagata Chatterjee
-
Publication number: 20100065823Abstract: A gated resonant tunneling diode (GRTD) that operates without cryogenic cooling is provided. This GRTD employs conventional CMOS process technology, preferably at the 65 nm node and smaller, which is different from other conventional quantum transistors that require other, completely different process technologies and operating conditions. To accomplish this, the GRTD uses a body of a first conduction type with a first electrode region and a second electrode region (each of a second conduction type) formed in the body. A channel is located between the first and second electrode regions in the body. A barrier region of the first conduction type is formed in the channel (with the doping level of the barrier region being greater than the doping level of the body), and a quantum well region of the second conduction type formed in the channel. Additionally, the barrier region is located between each of the first and second electrode regions and the quantum well region.Type: ApplicationFiled: August 17, 2009Publication date: March 18, 2010Applicant: Texas Instruments IncorporatedInventors: Henry L. Edwards, Robert C. Bowen, Tathagata Chatterjee
-
Patent number: 7534676Abstract: In the present invention, a PMOS device comprises a channel region formed in {100} silicon with first and second source/drain region disposed on either side of the channel region. The channel region is oriented such that a current flow between the source/drain regions has a <100> direction through the channel region. Dielectric regions create a compressive stress on the channel region perpendicular to the current flow.Type: GrantFiled: July 26, 2007Date of Patent: May 19, 2009Assignee: Texas Instruments IncorporatedInventors: Robert C. Bowen, Yuguo Wang
-
Patent number: 7268399Abstract: In the present invention, a PMOS device comprises a channel region formed in {100} silicon with first and second source/drain region disposed on either side of the channel region. The channel region is oriented such that a current flow between the source/drain regions has a <100> direction through the channel region. Dielectric regions create a compressive stress on the channel region perpendicular to the current flow.Type: GrantFiled: August 31, 2004Date of Patent: September 11, 2007Assignee: Texas Instruments IncorporatedInventors: Robert C. Bowen, Yuguo Wang
-
Patent number: 7061058Abstract: A method of forming a retrograde well in a transistor is provided. A transistor structure having a substrate, a gate, and a gate oxide layer between the substrate and the gate is formed. The substrate includes a channel region located generally below the gate. A first dopant is implanted into the channel region. A second dopant is implanted into the substrate to form a doped source region and a doped drain region. A third dopant is implanted into the gate oxide layer. A source/drain anneal is performed to form a source and a drain in the doped source region and the doped drain region, respectively. The source/drain anneal causes a portion of the first dopant in the channel region to be attracted by the third dopant into the gate oxide layer.Type: GrantFiled: June 9, 2005Date of Patent: June 13, 2006Assignee: Texas Instruments IncorporatedInventors: Srinivasan Chakravarthi, Pr Chidambaram, Robert C. Bowen, Haowen Bu
-
Patent number: 6927137Abstract: A method of forming a retrograde well in a transistor is provided. A transistor structure having a substrate, a gate, and a gate oxide layer between the substrate and the gate is formed. The substrate includes a channel region located generally below the gate. A first dopant is implanted into the channel region. A second dopant is implanted into the substrate to form a doped source region and a doped drain region. A third dopant is implanted into the gate oxide layer. A source/drain anneal is performed to form a source and a drain in the doped source region and the doped drain region, respectively. The source/drain anneal causes a portion of the first dopant in the channel region to be attracted by the third dopant into the gate oxide layer.Type: GrantFiled: December 1, 2003Date of Patent: August 9, 2005Assignee: Texas Instruments IncorporatedInventors: Srinivasan Chakravarthi, Pr Chidambaram, Robert C. Bowen, Haowen Bu
-
Patent number: 5358169Abstract: A method of soldering leads to electrical elements, such as resistors, in which a ribbon of solder, having a coating of flux, is sandwiched between a plurality of electrical elements and a plurality of leads. Hydrogen flames then cut the ribbon at points between the electrical elements and also between the leads. The hydrogen flames are then directed at the leads to melt the solder and cause extending portions of the ribbons to be drawn towards the leads.Type: GrantFiled: January 14, 1994Date of Patent: October 25, 1994Assignee: Caddock Electronics, Inc.Inventors: Richard E. Caddock, Robert C. Bowen
-
Patent number: 4226542Abstract: A slurry reclamation system for use with a concrete ready-mix plant which enables 100% reclamation of the constituents of concrete mix returned to the plant site by vehicles.Returned concrete mix is dumped into an inlet hopper having a screw classifier for removing aggregate and coarse sand, and a weired channel enabling gravity flow of the water, cement fines and sand fines constituents into a slurry vessel. The slurry in the vessel naturally separates into clarified water and concentrated slurry, and agitators are provided for periodically stirring up the slurry to maintain the cement fines active. The slurry vessel is sized in such a manner as to guarantee complete consumption of slurry returned during a day's production by the end of the following production day, the volumetric capacity of the vessel being related to the total average volume of water used to produce fresh concrete during a representative production day.Type: GrantFiled: April 5, 1979Date of Patent: October 7, 1980Assignee: Weigh-Tech, Inc.Inventors: Melvin L. Black, Robert C. Bowen