Patents by Inventor Robert C. Swanson
Robert C. Swanson has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11947845Abstract: A computing device includes: a housing configured to receive a supply of print media; a print head supported by the housing; a wireless communications subsystem supported by the housing; a controller supported by the housing, the controller configured to: control the communications subsystem to detect a data collection device; obtain, from the data collection device via the communications subsystem, monitoring data collected by the data collection device indicative of an environmental condition; transmit the monitoring data; receive a command based on the monitoring data; and control the print head to apply indicia to the print media according to the command.Type: GrantFiled: May 16, 2023Date of Patent: April 2, 2024Assignee: Zebra Technologies CorporationInventors: Robert A. Grom, David A. Langevin, Ujjaval C. Patel, Craig M. Swanson, Gerard R. Corriveau
-
Patent number: 10649832Abstract: Embodiments of the claimed invention include a computing device having a host processor for executing a firmware environment and a manageability controller. The firmware environment reserves a frame buffer in main memory and loads a graphics protocol driver to provide the frame buffer to an operating system of the computing device. The operating system renders graphical images to the frame buffer using a graphics driver. The manageability controller reads the graphical image from the frame buffer and may transmit the graphical image to a remote computing device. In response to a fatal error of the computing device, the manageability controller may store the graphical image to a non-volatile storage device. The host processor may assert a host reset signal in response to the fatal error, and the manageability controller may send an acknowledgment to the host processor after storing the graphical image. Other embodiments are described and claimed.Type: GrantFiled: August 15, 2017Date of Patent: May 12, 2020Assignee: Intel CorporationInventors: Kasper Wszolek, Janusz P. Jurski, Piotr Kwidzinski, Robert C. Swanson, Madhusudhan Rangarajan
-
Patent number: 10386900Abstract: In an embodiment, a power management controller is to receive thread information from a scheduler, where the thread information includes thread priority information for a thread scheduled to a core of a multicore processor. The power management controller is further to receive power consumption information from a power controller and to determine a power management action to be taken by the power controller on at least one core based at least in part on the thread priority information. Other embodiments are described and claimed.Type: GrantFiled: September 24, 2013Date of Patent: August 20, 2019Assignee: Intel CorporationInventors: William R. Hannon, David P. Larsen, Robert C. Swanson
-
Patent number: 10372491Abstract: Methods, apparatuses and storage medium associated with migration between processors by a computing device are disclosed. In various embodiments, a portable electronic device having an internal processor and internal memory may be attached to a dock. The dock may include another processor as well other memory. The attachment of the dock to the portable electronic device may cause an interrupt. In response to this interrupt, a state associated with the internal processor may be copied to the other memory of the dock. Instructions for the computing device may then be executed using the other processor of the dock. Other embodiments may be disclosed or claimed.Type: GrantFiled: March 23, 2015Date of Patent: August 6, 2019Assignee: Intel CorporationInventors: Vincent J. Zimmer, Jiewen Yao, Sarathy Jayakumar, Robert C. Swanson, Rajesh Poornachandran, Gopinatth Selvaraje, Mingqiu Sun, John S. Howard, Eugene Gorbatov
-
Patent number: 10324852Abstract: One embodiment provides for a data processing system comprising a multi-level system memory including a first memory level of volatile memory and a second memory level that is larger and slower in comparison with the first memory level. The second memory level includes non-volatile memory and can additionally include volatile memory. The multi-level system memory includes a multi-level memory controller including logic to manage a list of faulty addresses within the multi-level system memory. The multi-level memory controller can manage a list of faulty addresses. The multi-level memory controller is configured to satisfy a request for data stored in the first memory level from the second memory level when the data is stored in an address on the list of faulty addresses.Type: GrantFiled: December 9, 2016Date of Patent: June 18, 2019Assignee: INTEL CORPORATIONInventors: Theodros Yigzaw, Ashok Raj, Robert C. Swanson, Mohan J. Kumar
-
Publication number: 20190057000Abstract: Embodiments of the claimed invention include a computing device having a host processor for executing a firmware environment and a manageability controller. The firmware environment reserves a frame buffer in main memory and loads a graphics protocol driver to provide the frame buffer to an operating system of the computing device. The operating system renders graphical images to the frame buffer using a graphics driver. The manageability controller reads the graphical image from the frame buffer and may transmit the graphical image to a remote computing device. In response to a fatal error of the computing device, the manageability controller may store the graphical image to a non-volatile storage device. The host processor may assert a host reset signal in response to the fatal error, and the manageability controller may send an acknowledgment to the host processor after storing the graphical image. Other embodiments are described and claimed.Type: ApplicationFiled: August 15, 2017Publication date: February 21, 2019Inventors: Kasper Wszolek, Janusz P. Jurski, Piotr Kwidzinski, Robert C. Swanson, Madhusudhan Rangarajan
-
Patent number: 10169268Abstract: In one embodiment, the present invention includes a processor that has an on-die storage such as a static random access memory to store an architectural state of one or more threads that are swapped out of architectural state storage of the processor on entry to a system management mode (SMM). In this way communication of this state information to a system management memory can be avoided, reducing latency associated with entry into SMM. Embodiments may also enable the processor to update a status of executing agents that are either in a long instruction flow or in a system management interrupt (SMI) blocked state, in order to provide an indication to agents inside the SMM. Other embodiments are described and claimed.Type: GrantFiled: September 20, 2016Date of Patent: January 1, 2019Assignee: Intel CorporationInventors: Mahesh Natu, Thanunathan Rangarajan, Gautam Doshi, Shamanna M. Datta, Baskaran Ganesan, Mohan J. Kumar, Rajesh S. Parthasarathy, Frank Binns, Rajesh Nagaraja Murthy, Robert C. Swanson
-
Patent number: 10157005Abstract: Methods, apparatus, systems and articles of manufacture (e.g., physical storage media) to utilize non-volatile random access memory for information storage in response to error conditions are disclosed. Example methods disclosed herein include accessing, with a power control unit associated with a processor, first information describing available capacities of respective reserved regions of a plurality of non-volatile memory modules, the respective reserved regions of the non-volatile memory modules being separate from respective host-visible regions of the non-volatile memory modules. Disclosed example methods also include configuring, with the power control unit, an information storage architecture based on the first information. Disclosed example methods further include storing, with the power control unit, second information in one or more of the respective reserved regions of the non-volatile memory modules in accordance with the information storage architecture.Type: GrantFiled: September 30, 2016Date of Patent: December 18, 2018Assignee: Intel CorporationInventors: Robert C. Swanson, Tony S. Baker, Theodros Yigzaw, Chris Ackles, Celeste M. Brown
-
Patent number: 10146657Abstract: Platform controller, computer-readable storage media, and methods associated with initialization of a computing device. In embodiments, a platform controller may comprise a boot controller and one or more non-volatile memory modules, coupled with the boot controller. In embodiments, the one or more non-volatile memory modules may have first instructions and second instructions stored thereon. The first instructions may, when executed by a processor of a computing device hosting the platform controller, cause initialization of the computing device. The second instructions, when executed by the boot controller, may cause the boot controller to monitor at least a portion of the execution of the first instructions by the computing device and may generate a trace of the monitored portion of the execution of the first instructions. In embodiments, the trace may be stored in the one or more non-volatile memory modules. Other embodiments may be described and/or claimed.Type: GrantFiled: March 26, 2014Date of Patent: December 4, 2018Assignee: Intel CorporationInventors: Robert C. Swanson, C. Brendan Traw, Vincent J. Zimmer, Mallik Bulusu, John R. Lindsley, Mahesh S. Natu, Dimitrios Ziakas, Robert W. Cone, Madhusudhan Rangarajan, Babak Nikjou, Kirk D. Brannock, Russell J. Wunderlich, Miles F. Schwartz, Stephen S. Pawlowski
-
Patent number: 10073742Abstract: Technologies for providing manageability redundancy for micro server and clustered System-on-a-Chip (SoC) deployments are presented. A configurable multi-processor apparatus may include multiple integrated circuit (IC) blocks where each IC block includes a task block to perform one or more assignable task functions and a management block to perform management functions with respect to the corresponding IC block. Each task block and each management block may include one or more instruction processors and corresponding memory. Each IC block may be controllable to perform a function of one or more other IC blocks. The IC blocks may communicate with each other via a management communication infrastructure that may include a communication path from each of the management blocks to each of the other management blocks. Via the management communication infrastructure, the management blocks may bridge communication paths between pairs of management blocks.Type: GrantFiled: June 9, 2016Date of Patent: September 11, 2018Assignee: Intel CorporationInventors: Robert C. Swanson, Mariusz Oriol, Janusz Jurski, Piotr Sawicki, Robert W. Cone, William J. O'Sullivan, Mariusz Stepka, Babak Nikjou, Madhusudhan Rangarajan, Pawel Szymanski, Piotr Kwidzinski, Robert Bahnsen, Mallik Bulusu
-
Publication number: 20180165207Abstract: One embodiment provides for a data processing system comprising a multi-level system memory including a first memory level of volatile memory and a second memory level that is larger and slower in comparison with the first memory level. The second memory level includes non-volatile memory and can additionally include volatile memory. The multi-level system memory includes a multi-level memory controller including logic to manage a list of faulty addresses within the multi-level system memory. The multi-level memory controller can manage a list of faulty addresses. The multi-level memory controller is configured to satisfy a request for data stored in the first memory level from the second memory level when the data is stored in an address on the list of faulty addresses.Type: ApplicationFiled: December 9, 2016Publication date: June 14, 2018Inventors: Theodros Yigzaw, Ashok Raj, Robert C. Swanson, Mohan J. Kumar
-
Publication number: 20180143923Abstract: In one embodiment, the present invention includes a processor that has an on-die storage such as a static random access memory to store an architectural state of one or more threads that are swapped out of architectural state storage of the processor on entry to a system management mode (SMM). In this way communication of this state information to a system management memory can be avoided, reducing latency associated with entry into SMM. Embodiments may also enable the processor to update a status of executing agents that are either in a long instruction flow or in a system management interrupt (SMI) blocked state, in order to provide an indication to agents inside the SMM. Other embodiments are described and claimed.Type: ApplicationFiled: January 17, 2018Publication date: May 24, 2018Inventors: Mahesh Natu, Thanunathan Rangarajan, Gautam Doshi, Shamanna M. Datta, Baskaran Ganesan, Mohan J. Kumar, Rajesh S. Parthasarathy, Frank Binns, Rajesh Nagaraja Murthy, Robert C. Swanson
-
Publication number: 20180095681Abstract: Methods, apparatus, systems and articles of manufacture (e.g., physical storage media) to utilize non-volatile random access memory for information storage in response to error conditions are disclosed. Example methods disclosed herein include accessing, with a power control unit associated with a processor, first information describing available capacities of respective reserved regions of a plurality of non-volatile memory modules, the respective reserved regions of the non-volatile memory modules being separate from respective host-visible regions of the non-volatile memory modules. Disclosed example methods also include configuring, with the power control unit, an information storage architecture based on the first information. Disclosed example methods further include storing, with the power control unit, second information in one or more of the respective reserved regions of the non-volatile memory modules in accordance with the information storage architecture.Type: ApplicationFiled: September 30, 2016Publication date: April 5, 2018Inventors: Robert C. Swanson, Tony S. Baker, Theodros Yigzaw, Chris Ackles, Celeste M. Brown
-
Publication number: 20180046502Abstract: Methods, apparatuses and storage medium associated with migration between processors by a computing device are disclosed. In various embodiments, a portable electronic device having an internal processor and internal memory may be attached to a dock. The dock may include another processor as well other memory. The attachment of the dock to the portable electronic device may cause an interrupt. In response to this interrupt, a state associated with the internal processor may be copied to the other memory of the dock. Instructions for the computing device may then be executed using the other processor of the dock. Other embodiments may be disclosed or claimed.Type: ApplicationFiled: March 23, 2015Publication date: February 15, 2018Inventors: Vincent J. ZIMMER, Jiewen YAO, Sarathy JAYAKUMAR, Robert C. SWANSON, Rajesh POORNACHANDRAN, Gopinatth SELVARAJE, Mingqiu SUN, John S. HOWARD, Eugene GORBATOV
-
Patent number: 9880859Abstract: Technologies for managing image discovery includes a server controller to cause a server to enter a pre-boot state. The server controller communicates with the server while the server maintains the pre-boot state to determine identification data of the server in response to a transitioning the server to the pre-boot state. The server controller identifies a boot image of the server based on the identification data of the server and associates the server with the identified boot image.Type: GrantFiled: March 26, 2014Date of Patent: January 30, 2018Assignee: Intel CorporationInventors: Robert C. Swanson, Mallik Bulusu, Vincent J. Zimmer, Robert W. Cone, Robert B. Bahnsen
-
Patent number: 9798641Abstract: Methods and apparatus to increase cloud availability and silicon isolation using secure enclaves. A compute platform is configured to host a compute domain in which a plurality of secure enclaves are implemented. In conjunction with creating and deploying secure enclaves, mapping information is generated that maps the secure enclaves to platform/CPU resources, such as Intellectual Property blocks (IP) belong to the secure enclaves. In response to platform error events caused by errant platform/CPU resources, the secure enclave(s) belonging to the errant platform/CPU are identified via the mapping information, and an interrupt is directed to that/those secure enclave(s). In response to the interrupt, a secure enclave may be configured to one or more of handle the error, pass information to another secure enclave, and teardown the enclave. The secure enclave may execute an interrupt service routine that causes the errant platform/CPU resource to reset without resetting the entire platform or CPU, as applicable.Type: GrantFiled: December 22, 2015Date of Patent: October 24, 2017Assignee: Intel CorporationInventors: Robert C. Swanson, Theodros Yigzaw, Eswaramoorthi Nallusamy, Raghunandan Makaram, Vincent J. Zimmer
-
Patent number: 9781117Abstract: Embodiments of multinode hubs for trust operations are disclosed herein. In some embodiments, a multinode hub may include a plurality of memory regions, a trapping module, and a trusted platform module (TPM) component. Each memory region may be associated with and receive trust operation data from a coherent computing node. The trapping module may generate trap notifications in response to accesses to the plurality of memory regions by the associated coherent computing nodes. The trap notifications may indicate which of the plurality of memory locations has been accessed, and the TPM component may process the trust operation data in a memory region indicated by a trap notification. Other embodiments may be disclosed and/or claimed.Type: GrantFiled: July 7, 2016Date of Patent: October 3, 2017Assignee: Intel CorporationInventors: Robert C. Swanson, Daniel Nemiroff, Vincent J. Zimmer, Mallik Bulusu, John R. Lindsley, Robert W. Cone, Malay Trivedi, Piotr Kwidzinski
-
Publication number: 20170228168Abstract: In one embodiment a controller comprises logic to determine whether an electronic device is operating in a low power state and in response to a determination that the electronic device is operating in a low power state, implement a memory state management routine which reduces power to at least a section of volatile memory in the memory system. Other embodiments may be described.Type: ApplicationFiled: September 26, 2016Publication date: August 10, 2017Applicant: Intel CorporationInventors: Robert B. Bahnsen, Kanivenahalli Govindaraju, Robert C. Swanson, Mallik Bulusu
-
Patent number: 9703346Abstract: Generally, this disclosure provides systems, devices, methods and computer readable media for a Unified Extensible Firmware Interface (UEFI) with durable storage to provide memory write persistence, for example, in the event of power loss. The system may include a processor to host the firmware interface which may be configured to control access to system variables in a protected region of a volatile memory. The system may also include a power management circuit to provide power to the processor and further to provide a power loss indicator to the firmware interface. The system may also include a reserve energy storage module to provide power to the processor in response to the power loss indicator. The firmware interface is further configured to copy the system variables from the volatile memory to a non-volatile memory in response to the power loss indicator.Type: GrantFiled: June 23, 2014Date of Patent: July 11, 2017Assignee: INTEL CORPORATIONInventors: Giri P. Mudusuru, Vincent J. Zimmer, Karunakara Kotary, Ronald N. Story, Robert C. Swanson, Isaac W. Oram
-
Publication number: 20170177457Abstract: Methods and apparatus to increase cloud availability and silicon isolation using secure enclaves. A compute platform is configured to host a compute domain in which a plurality of secure enclaves are implemented. In conjunction with creating and deploying secure enclaves, mapping information is generated that maps the secure enclaves to platform/CPU resources, such as Intellectual Property blocks (IP) belong to the secure enclaves. In response to platform error events caused by errant platform/CPU resources, the secure enclave(s) belonging to the errant platform/CPU are identified via the mapping information, and an interrupt is directed to that/those secure enclave(s). In response to the interrupt, a secure enclave may be configured to one or more of handle the error, pass information to another secure enclave, and teardown the enclave. The secure enclave may execute an interrupt service routine that causes the errant platform/CPU resource to reset without resetting the entire platform or CPU, as applicable.Type: ApplicationFiled: December 22, 2015Publication date: June 22, 2017Inventors: ROBERT C. SWANSON, THEODROS YIGZAW, ESWARAMOORTHI NALLUSAMY, RAGHUNANDAN MAKARAM, VINCENT J. ZIMMER