Patents by Inventor Robert D. Norman
Robert D. Norman has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6914846Abstract: A system of Flash EEprom memory chips with controlling circuits serves as non-volatile memory such as that provided by magnetic disk drives. Improvements include selective multiple sector erase, in which any combinations of Flash sectors may be erased together. Selective sectors among the selected combination may also be de-selected during the erase operation. Another improvement is the ability to remap and replace defective cells with substitute cells. The remapping is performed automatically as soon as a defective cell is detected. When the number of defects in a Flash sector becomes large, the whole sector is remapped. Yet another improvement is the use of a write cache to reduce the number of writes to the Flash EEprom memory, thereby minimizing the stress to the device from undergoing too many write/erase cycling.Type: GrantFiled: December 26, 2002Date of Patent: July 5, 2005Assignee: SanDisk CorporationInventors: Eliyahou Harari, Robert D. Norman, Sanjay Mehrotra
-
Patent number: 6853259Abstract: An apparatus compensates for voltage and temperature variations on an integrated circuit with: a voltage sensor having a digital voltage output; a temperature sensor having a digital temperature output; a register coupled to the voltage sensor and the temperature sensor, the register adapted to concatenate the digital voltage output and the temperature output into an address output; and a memory device having an address input coupled to the address output of the register, the memory device being adapted to store one or more corrective vectors.Type: GrantFiled: August 15, 2001Date of Patent: February 8, 2005Assignee: Gallitzin Allegheny LLCInventors: Robert D Norman, Dominik J. Schmidt
-
Patent number: 6850443Abstract: A mass storage system made of flash electrically erasable and programmable read only memory (“EEPROM”) cells organized into blocks, the blocks in turn being grouped into memory banks, is managed to even out the numbers of erase and rewrite cycles experienced by the memory banks in order to extend the service lifetime of the memory system. Since this type of memory cell becomes unusable after a finite number of erase and rewrite cycles, although in the tens of thousands of cycles, uneven use of the memory banks is avoided so that the entire memory does not become inoperative because one of its banks has reached its end of life while others of the banks are little used. Relative use of the memory banks is monitored and, in response to detection of uneven use, have their physical addresses periodically swapped for each other in order to even out their use over the lifetime of the memory.Type: GrantFiled: May 2, 2003Date of Patent: February 1, 2005Assignees: SanDisk Corporation, Western Digital CorporationInventors: Karl M. J. Lofgren, Robert D. Norman, Gregory B. Thelin, Anil Gupta
-
Patent number: 6850125Abstract: A self-calibrating integrated circuit includes a processor having at least one analog function used with the processor; one or more sensors adapted to sense one or more environmental parameters of the at least one analog function; and a solid state memory being configured to store the one or more environmental parameters of the at least one analog function.Type: GrantFiled: August 15, 2001Date of Patent: February 1, 2005Assignee: Gallitzin Allegheny LLCInventors: Robert D Norman, Dominik J. Schmidt
-
Patent number: 6826649Abstract: A method for reducing the number of programming states (threshold voltage levels) required to be traversed when programming a multistate memory cell with a given set of data. The invention first determines the average programming state (corresponding to an average threshold voltage level) for the set of data which is to be programmed into the memory cells. This is accomplished by counting the number of programming states which must be traversed in programming the cells with the data. If the majority of the data requires programming the memory cell(s) to the upper two programming states (in the case of a two bit per cell or four state system), then the data is inverted and stored in the memory in the inverted form. This reduces the amount of programming time, the number of programming states traversed, and the power consumed in programming the memory cell(s) with the data field.Type: GrantFiled: January 12, 2004Date of Patent: November 30, 2004Assignee: Micron Technology, Inc.Inventor: Robert D. Norman
-
Publication number: 20040237010Abstract: Soft errors occur during normal use of a solid-state memory such as EEPROM or Flash EEPROM. A soft error results from the programmed threshold voltage of a memory cell being drifted from its originally intended level. The error is initially not readily detected during normal read until the cumulative drift becomes so severe that it develops into a hard error. Data could be lost if enough of these hard errors swamps available error correction codes in the memory. A memory device and techniques therefor are capable of detecting these drifts and substantially maintaining the threshold voltage of each memory cell to its intended level throughout the use of the memory device, thereby resisting the development of soft errors into hard errors.Type: ApplicationFiled: June 22, 2004Publication date: November 25, 2004Inventors: Daniel L. Auclair, Jeffrey Craig, John S. Mangan, Robert D. Norman, Daniel C. Guterman, Sanjay Mehrotra
-
Publication number: 20040186948Abstract: A memory system includes an array of solid-state memory devices are in communication with and under the control of a controller module via a device bus with very few lines. This forms an integrated-circuit mass storage system which is contemplated to replace a mass storage system such as a disk drive memory in a computer system. Command, address and data information are serialized into component strings and multiplexed before being transferred between the controller module and the array of memory devices. The serialized information are accompanied by a control signal to help sort out the multiplexed components. Each memory device in the array is assigned an array address by an array mount. An memory device is selected by an appropriate address broadcast over the device bus, without requiring the usual dedicated select signal. A reserved array mount configuration is used to unconditionally select the device mounted.Type: ApplicationFiled: March 24, 2004Publication date: September 23, 2004Inventors: Karl M. J. Lofgren, Jeffrey Donald Stai, Anil Gupta, Robert D. Norman, Sanjay Mehrotra
-
Publication number: 20040170064Abstract: A system of Flash EEprom memory chips with controlling circuits serves as non-volatile memory such as that provided by magnetic disk drives. Improvements include selective multiple sector erase, in which any combinations of Flash sectors may be erased together. Selective sectors among the selected combination may also be de-selected during the erase operation. Another improvement is the ability to remap and replace defective cells with substitute cells. The remapping is performed automatically as soon as a defective cell is detected. When the number of defects in a Flash sector becomes large, the whole sector is remapped. Yet another improvement is the use of a write cache to reduce the number of writes to the Flash EEprom memory, thereby minimizing the stress to the device from undergoing too many write/erase cycling.Type: ApplicationFiled: March 3, 2004Publication date: September 2, 2004Inventors: Eliyahou Harari, Robert D. Norman, Sanjay Mehrotra
-
Publication number: 20040168014Abstract: A memory system includes an array of solid-state memory devices are in communication with and under the control of a controller module via a device bus with very few lines. This forms an integrated-circuit mass storage system which is contemplated to replace a mass storage system such as a disk drive memory in a computer system. Command, address and data information are serialized into component strings and multiplexed before being transferred between the controller module and the array of memory devices. The serialized information are accompanied by a control signal to help sort out the multiplexed components. Each memory device in the array is assigned an array address by an array mount. An memory device is selected by an appropriate address broadcast over the device bus, without requiring the usual dedicated select signal. A reserved array mount configuration is used to unconditionally select the device mounted.Type: ApplicationFiled: February 23, 2004Publication date: August 26, 2004Inventors: Karl M. J. Lofgren, Jeffrey Donald Stai, Anil Gupta, Robert D. Norman, Sanjay Mehrotra
-
Publication number: 20040153817Abstract: An apparatus and method for detecting an over-programming condition in a multistate memory cell. The invention is also directed to identifying the over-programmed cells and providing an alternate location at which to write the data intended for the over-programmed cell. An over-programmed state detection circuit generates an error signal when the data contained in a multistate memory cell is found to be over-programmed relative to its intended programming (threshold voltage level) state. Upon detection of an over-programmed cell, the programming operation of the memory system is modified to discontinue further programming attempts on the cell. The over-programmed state detection circuit is also used to assist in correcting for the over-programming state, permitting the programming error to be compensated for by the memory system.Type: ApplicationFiled: July 29, 2003Publication date: August 5, 2004Applicant: Micron Technologies, Inc.Inventors: Robert D. Norman, Christophe J. Chevallier
-
Publication number: 20040143699Abstract: A method for reducing the number of programming states (threshold voltage levels) required to be traversed when programming a multistate memory cell with a given set of data. The invention first determines the average programming state (corresponding to an average threshold voltage level) for the set of data which is to be programmed into the memory cells. This is accomplished by counting the number of programming states which must be traversed in programming the cells with the data. If the majority of the data requires programming the memory cell(s) to the upper two programming states (in the case of a two bit per cell or four state system), then the data is inverted and stored in the memory in the inverted form. This reduces the amount of programming time, the number of programming states traversed, and the power consumed in programming the memory cell(s) with the data field.Type: ApplicationFiled: January 12, 2004Publication date: July 22, 2004Applicant: Micron Technology, Inc.Inventor: Robert D. Norman
-
Patent number: 6763480Abstract: A system of Flash EEprom memory chips with controlling circuits serves as non-volatile memory such as that provided by magnetic disk drives. Improvements include selective multiple sector erase, in which any combinations of Flash sectors may be erased together. Selective sectors among the selected combination may also be de-selected during the erase operation. Another improvement is the ability to remap and replace defective cells with substitute cells. The remapping is performed automatically as soon as a defective cell is detected. When the number of defects in a Flash sector becomes large, the whole sector is remapped. Yet another improvement is the use of a write cache to reduce the number of writes to the Flash EEprom memory, thereby minimizing the stress to the device from undergoing too many write/erase cycling.Type: GrantFiled: December 26, 2002Date of Patent: July 13, 2004Assignee: SanDisk CorporationInventors: Eliyahou Harari, Robert D. Norman, Sanjay Mehrotra
-
Patent number: 6757842Abstract: A system of Flash EEprom memory chips with controlling circuits serves as non-volatile memory such as that provided by magnetic disk drives. Improvements include selective multiple sector erase, in which any combinations of Flash sectors may be erased together. Selective sectors among the selected combination may also be de-selected during the erase operation. Another improvement is the ability to remap and replace defective cells with substitute cells. The remapping is performed automatically as soon as a defective cell is detected. When the number of defects in a Flash sector becomes large, the whole sector is remapped. Yet another improvement is the use of a write cache to reduce the number of writes to the Flash EEprom memory, thereby minimizing the stress to the device from undergoing too many write/erase cycling.Type: GrantFiled: September 6, 2002Date of Patent: June 29, 2004Assignee: SanDisk CorporationInventors: Eliyahou Harari, Robert D. Norman, Sanjay Mehrotra
-
Patent number: 6749533Abstract: A joint may have a multi-stage planetary gearbox between the stationary housing and the rotary housing. To accommodate different gear ratios, the rotary housing may be joined to the stationary housing by a releasable attachment. This allows portions of the planetary gearbox to be replaced so that, for instance, the last stage may be chosen as either a simple or compound differential planetary stage. To allow for different capacities, a quotient of a sum of all teeth of a sun gear of a stage and of the ring gear with which the planetary gears of the stage mesh to both the number three and the number four yields an integer. In this way, the stage may be provided with either three or four planetary gears. The gearbox may have a ring gear common to a plurality of simple planetary stages. Where the final stage is a simple planetary stage, the carrier may be provided with a flange extending around, and bearing mounted to, the common ring gear.Type: GrantFiled: May 24, 2002Date of Patent: June 15, 2004Assignee: MacDonald Dettwiler, Space and Advanced Robotics Ltd.Inventor: Robert D. Norman
-
Publication number: 20040080988Abstract: A system of Flash EEprom memory chips with controlling circuits serves as non-volatile memory such as that provided by magnetic disk drives. Improvements include selective multiple sector erase, in which any combinations of Flash sectors may be erased together. Selective sectors among the selected combination may also be de-selected during the erase operation. Another improvement is the ability to remap and replace defective cells with substitute cells. The remapping is performed automatically as soon as a defective cell is detected. When the number of defects in a Flash sector becomes large, the whole sector is remapped. Yet another improvement is the use of a write cache to reduce the number of writes to the Flash EEprom memory, thereby minimizing the stress to the device from undergoing too many write/erase cycling.Type: ApplicationFiled: January 11, 2001Publication date: April 29, 2004Applicant: SanDisk CorporationInventors: Eliyahou Harari, Robert D. Norman, Sanjay Mehrotra
-
Patent number: 6728825Abstract: An apparatus and method for reducing the number of programming states (threshold voltage levels) required to be traversed when programming a multistate memory cell with a given set of data. The invention first determines the average programming state (corresponding to an average threshold voltage level) for the set of data which is to be programmed into the memory cells. This is accomplished by counting the number of programming states which must be traversed in programming the cells with the data. If the majority of the data requires programming the memory cell(s) to the upper two programming states (in the case of a two bit per cell or four state system), then the data is inverted and stored in the memory in the inverted form. This reduces the amount of programming time, the number of programming states traversed, and the power consumed in programming the memory cell(s) with the data field.Type: GrantFiled: April 27, 2000Date of Patent: April 27, 2004Assignee: Micron Technology, Inc.Inventor: Robert D. Norman
-
Patent number: 6715044Abstract: A memory system includes an array of solidstate memory devices which are in communication with and under the control of a controller module via a device bus with very few lines. This forms an integrated-circuit mass storage system which is contemplated to replace a mass storage system such as a disk drive memory in a computer system. Command, address and data information are serialized into component strings and multiplexed before being transferred between the controller module and the array of memory devices. The serialized information are is accompanied by a control signal to help sort out the multiplexed components. Each memory device in the array is mounted on a multi-bit mount and assigned an array address by it an array mount. An A memory device is selected by an appropriate address broadcast over the device bus, without requiring the usual dedicated select signal. A reserved array particular mount multi-bit configuration is used to unconditionally select the device mounted thereon.Type: GrantFiled: August 22, 2001Date of Patent: March 30, 2004Assignees: SanDisk Corporation, Western Digital CorporationInventors: Karl M. J. Lofgren, Jeffrey Donald Stai, Anil Gupta, Robert D. Norman, Sanjay Mehrotra
-
Publication number: 20040017707Abstract: A very small computer memory card is densely packed with a large number of flash EEPROM integrated circuit chips. A computer memory system provides for the ability to removably connect one or more of such cards with a common controller circuit that interfaces between the memory cards and a standard computer system bus. Alternately, each card can be provided with the necessary controller circuitry and thus is connectable directly to the computer system bus. An electronic system is described for a memory system and its controller within a single memory card. In a preferred physical arrangement, the cards utilize a main circuit board with a plurality of sub-boards attached thereto on both sides, each sub-board carrying several integrated circuit chips.Type: ApplicationFiled: July 28, 2003Publication date: January 29, 2004Inventors: Robert F. Wallace, Robert D. Norman, Eliyahou Harari
-
Patent number: 6684345Abstract: A system of Flash EEprom memory chips with controlling circuits serves as non-volatile memory such as that provided by magnetic disk drives. Improvements include selective multiple sector erase, in which any combinations of Flash sectors may be erased together. Selective sectors among the selected combination may also be de-selected during the erase operation. Another improvement is the ability to remap and replace defective cells with substitute cells. The remapping is performed automatically as soon as a defective cell is detected. When the number of defects in a Flash sector becomes large, the whole sector is remapped. Yet another improvement is the use of a write cache to reduce the number of writes to the Flash EEprom memory, thereby minimizing the stress to the device from undergoing too many write/erase cycling.Type: GrantFiled: December 26, 2002Date of Patent: January 27, 2004Assignee: SanDisk CorporationInventors: Eliyahou Harari, Robert D. Norman, Sanjay Mehrotra
-
Publication number: 20030227804Abstract: A mass storage system made of flash electrically erasable and programmable read only memory (“EEPROM”) cells organized into blocks, the blocks in turn being grouped into memory banks, is managed to even out the numbers of erase and rewrite cycles experienced by the memory banks in order to extend the service lifetime of the memory system. Since this type of memory cell becomes unusable after a finite number of erase and rewrite cycles, although in the tens of thousands of cycles, uneven use of the memory banks is avoided so that the entire memory does not become inoperative because one of its banks has reached its end of life while others of the banks are little used. Relative use of the memory banks is monitored and, in response to detection of uneven use, have their physical addresses periodically swapped for each other in order to even out their use over the lifetime of the memory.Type: ApplicationFiled: May 2, 2003Publication date: December 11, 2003Applicant: SanDisk Corporation and Western Digital CorporationInventors: Karl M.J. Lofgren, Robert D. Norman, Gregory B. Thelin, Anil Gupta