Patents by Inventor Robert J. McMorrow

Robert J. McMorrow has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 10382010
    Abstract: A circuit for attenuating a signal has an input configured to receive an input signal, an output configured to transmit an output signal, a first attenuation path (having a first active circuit device) between the input and the output, and a second attenuation path between the input and the output. The circuit also has an operational amplifier that, like most operational amplifiers, has a first op-amp input, a second op-amp input, and an op-amp output. In addition, the circuit has a voltage control device coupled with the first op-amp input, and a second active circuit device having a first active terminal coupled with the second op-amp input. A feedback loop is coupled between the op-amp output and a second active terminal of the second active circuit device. Moreover, the op-amp output also is coupled with the first active circuit device.
    Type: Grant
    Filed: March 31, 2017
    Date of Patent: August 13, 2019
    Assignee: Anokiwave, Inc.
    Inventors: Kristian N. Madsen, Robert J. McMorrow
  • Patent number: 10355370
    Abstract: A phased array has a laminar substrate, a plurality of elements on the laminar substrate forming a patch phased array, and first and second sets of integrated circuits on the laminar substrate. The first set of integrated circuits, each of which are single polarity integrated circuits, connects with a first set of the plurality of elements, and are configured to operate using first signals having a first polarity. In a similar manner, each one of the second set of integrated circuits also is a single polarity integrated circuit and connects with a second set of the plurality of elements. Also, each of the second set of integrated circuits is configured to operate using second signals having a second polarity. The first polarity is substantially orthogonal to the second polarity (i.e., to not interfere with each other).
    Type: Grant
    Filed: August 4, 2017
    Date of Patent: July 16, 2019
    Assignee: ANOKIWAVE, INC.
    Inventors: Robert J. McMorrow, Robert Ian Gresham
  • Patent number: 10320093
    Abstract: In certain exemplary embodiments, register banks are used to allow for fast beam switching (FBS) in a phased array system. Specifically, each beam forming channel is associated with a register bank containing M register sets for configuring such things as gain/amplitude and phase parameters of the beam forming channel. The register banks for all beam forming channels can be preprogrammed and then fast beam switching circuitry allows all beam forming channels across the array to be switched to use the same register set from its corresponding register bank at substantially the same time, thereby allowing the phased array system to be quickly switched between various beam patterns and orientations. Additionally or alternatively, active power control circuitry may be used to control the amount of electrical power provided to or consumed by one or more individual beam forming channels such as to reduce DC power consumption of the array and/or to selectively change the effective directivity of the array.
    Type: Grant
    Filed: August 31, 2016
    Date of Patent: June 11, 2019
    Assignee: ANOKIWAVE, INC.
    Inventors: Kristian N. Madsen, Wade C. Allen, Jonathan P. Comeau, Robert J. McMorrow, David W. Corman, Nitin Jain, Robert Ian Gresham, Gaurav Menon, Vipul Jain
  • Publication number: 20190132035
    Abstract: A beamforming integrated circuit has a single channel with a transmit chain and a receive chain. The transmit chain is configured to transmit an output signal and, in a corresponding manner, the receive chain is configured to receive an input signal. The integrated circuit also has separate horizontal and vertical polarity ports, and a double pole, double throw switch operably coupled between the chains and the ports. The double pole, double throw switch is configured to switch between operation in a first mode and a second mode.
    Type: Application
    Filed: December 14, 2018
    Publication date: May 2, 2019
    Inventors: Robert J. McMorrow, Vipul Jain, Wade C. Allen, David W. Corman, Robert Ian Gresham, Kristian N. Madsen, Nitin Jain
  • Publication number: 20190109364
    Abstract: An integrated circuit system has a die with first and second sides, and contains high frequency circuitry operating at mm-wave frequencies. The system also has a plurality of interfaces (on the first side) in electrical communication with the high frequency circuitry, and a heat sink having a bottom surface with a first region and an aperture region. The first region is in physical and conductive contact with the die, while the aperture region forms a concavity with an inner concave surface that is spaced from the die.
    Type: Application
    Filed: October 5, 2018
    Publication date: April 11, 2019
    Inventors: Gaurav Menon, Jonathan P. Comeau, Andrew Street, Scott Mitchell, Robert J. McMorrow, Christopher Jones
  • Publication number: 20190044251
    Abstract: A phased array has a laminar substrate, a plurality of elements on the laminar substrate forming a patch phased array, and first and second sets of integrated circuits on the laminar substrate. The first set of integrated circuits, each of which are single polarity integrated circuits, connects with a first set of the plurality of elements, and are configured to operate using first signals having a first polarity. In a similar manner, each one of the second set of integrated circuits also is a single polarity integrated circuit and connects with a second set of the plurality of elements. Also, each of the second set of integrated circuits is configured to operate using second signals having a second polarity. The first polarity is substantially orthogonal to the second polarity (i.e., to not interfere with each other).
    Type: Application
    Filed: August 4, 2017
    Publication date: February 7, 2019
    Inventors: Robert J. McMorrow, Robert Ian Gresham
  • Patent number: 10200098
    Abstract: A beamforming integrated circuit has a single channel with a transmit chain and a receive chain. The transmit chain is configured to transmit an output signal and, in a corresponding manner, the receive chain is configured to receive an input signal. The integrated circuit also has separate horizontal and vertical polarity ports, and a double pole, double throw switch operably coupled between the chains and the ports. The double pole, double throw switch is configured to switch between operation in a first mode and a second mode.
    Type: Grant
    Filed: December 23, 2016
    Date of Patent: February 5, 2019
    Assignee: Anokiwave, Inc.
    Inventors: Robert J. McMorrow, Vipul Jain, Wade C. Allen, David W. Corman, Robert Ian Gresham, Kristian N. Madsen, Nitin Jain
  • Publication number: 20180287589
    Abstract: A circuit for attenuating a signal has an input configured to receive an input signal, an output configured to transmit an output signal, a first attenuation path (having a first active circuit device) between the input and the output, and a second attenuation path between the input and the output. The circuit also has an operational amplifier that, like most operational amplifiers, has a first op-amp input, a second op-amp input, and an op-amp output. In addition, the circuit has a voltage control device coupled with the first op-amp input, and a second active circuit device having a first active terminal coupled with the second op-amp input. A feedback loop is coupled between the op-amp output and a second active terminal of the second active circuit device. Moreover, the op-amp output also is coupled with the first active circuit device.
    Type: Application
    Filed: March 31, 2017
    Publication date: October 4, 2018
    Inventors: Kristian N. Madsen, Robert J. McMorrow
  • Publication number: 20180183504
    Abstract: A beamforming integrated circuit has a single channel with a transmit chain and a receive chain. The transmit chain is configured to transmit an output signal and, in a corresponding manner, the receive chain is configured to receive an input signal. The integrated circuit also has separate horizontal and vertical polarity ports, and a double pole, double throw switch operably coupled between the chains and the ports. The double pole, double throw switch is configured to switch between operation in a first mode and a second mode.
    Type: Application
    Filed: December 23, 2016
    Publication date: June 28, 2018
    Inventors: Robert J. McMorrow, Vipul Jain, Wade C. Allen, David W. Corman, Robert Ian Gresham, Kristian N. Madsen, Nitin Jain
  • Publication number: 20180115066
    Abstract: A beamforming integrated circuit system for use in a phased array has a microchip with RF circuitry, and a plurality of (on chip) interfaces electrically connected with the RF circuitry. The plurality of interfaces includes a signal interface, a first ground interface, and a second ground interface. The signal interface is configured to communicate an RF signal, and both the first and second ground interfaces are adjacent to the signal interface. The system also has a material ring circumscribing the plurality of interfaces, and at least one RF ground path coupled with the material ring.
    Type: Application
    Filed: October 24, 2017
    Publication date: April 26, 2018
    Inventors: Vipul Jain, Noyan Kinayman, Robert J. McMorrow, Kristian N. Madsen, Shamsun Nahar, Nitin Jain
  • Publication number: 20180115356
    Abstract: A beamforming integrated circuit system for use in a phased array has a microchip with RF circuitry, a bottom surface, and a plurality of interfaces electrically connected with the RF circuitry. The plurality of interfaces includes a plurality of static interfaces and a plurality of RF interfaces. The plurality of static interfaces are on the bottom surface of the microchip and adjacent to each other. The plurality of RF interfaces are also on the bottom surface of the microchip, but radially outward of the plurality of static interfaces. The microchip is configured to be flip chip mounted.
    Type: Application
    Filed: October 24, 2017
    Publication date: April 26, 2018
    Inventors: Vipul Jain, Noyan Kinayman, Robert J. McMorrow, Kristian N. Madsen, Shamsun Nahar, Nitin Jain
  • Publication number: 20180062274
    Abstract: In certain exemplary embodiments, register banks are used to allow for fast beam switching (FBS) in a phased array system. Specifically, each beam forming channel is associated with a register bank containing M register sets for configuring such things as gain/amplitude and phase parameters of the beam forming channel. The register banks for all beam forming channels can be preprogrammed and then fast beam switching circuitry allows all beam forming channels across the array to be switched to use the same register set from its corresponding register bank at substantially the same time, thereby allowing the phased array system to be quickly switched between various beam patterns and orientations. Additionally or alternatively, active power control circuitry may be used to control the amount of electrical power provided to or consumed by one or more individual beam forming channels such as to reduce DC power consumption of the array and/or to selectively change the effective directivity of the array.
    Type: Application
    Filed: August 31, 2016
    Publication date: March 1, 2018
    Inventors: Kristian N. Madsen, Wade C. Allen, Jonathan P. Comeau, Robert J. McMorrow, David W. Corman, Nitin Jain, Robert Ian Gresham, Gaurav Menon, Vipul Jain
  • Patent number: 9136809
    Abstract: An RF power amplifier operates over the range of supply voltages provided by a DC/DC converter whether the range of voltages is intentional or unintentional. A system for digitally adjusting the bias levels relative to the supply voltage includes at least one RF power amplifier stage, a digital control block, and a bias circuit. The RF power amplifier stage has at least one RF input signal, at least one RF output signal, and at least one bias input that controls its bias conditions. The RF Power Amplifier Stage includes one or more active gain elements used to amplify the RF input signals. The RF power amplifier operates in a number of bias states controlled by the digital control block. The digital control block uses information related to the supply voltage and may use other information stored in memory to select the desired bias.
    Type: Grant
    Filed: November 27, 2013
    Date of Patent: September 15, 2015
    Assignee: QUALCOMM INCORPORATED
    Inventors: Robert J. McMorrow, Susanne A. Paul, Aria Eshraghi, Marius Goldenberg
  • Publication number: 20140152390
    Abstract: An RF power amplifier operates over the range of supply voltages provided by a DC/DC converter whether the range of voltages is intentional or unintentional. A system for digitally adjusting the bias levels relative to the supply voltage includes at least one RF power amplifier stage, a digital control block, and a bias circuit. The RF power amplifier stage has at least one RF input signal, at least one RF output signal, and at least one bias input that controls its bias conditions. The RF Power Amplifier Stage includes one or more active gain elements used to amplify the RF input signals. The RF power amplifier operates in a number of bias states controlled by the digital control block. The digital control block uses information related to the supply voltage and may use other information stored in memory to select the desired bias.
    Type: Application
    Filed: November 27, 2013
    Publication date: June 5, 2014
    Applicant: Black Sand Technologies, Inc.
    Inventors: Robert J. McMorrow, Susanne A. Paul, Aria Eshraghi, Marius Goldenberg
  • Patent number: 7805115
    Abstract: A radio frequency output power control system is disclosed for use in communication systems that use a modulation scheme having a non-constant amplitude envelope. The system includes a power amplifier having a radio frequency input node for receiving a radio frequency input signal, a power control node for receiving a filtered power control signal, and an output for providing an amplified output signal. The system also includes a variable filter that receives a power control signal at a power control input and a receives a trigger signal at a trigger input, and provides a filtered power control signal to the power control node of the power amplifier responsive to the power control signal and the trigger signal.
    Type: Grant
    Filed: June 2, 2004
    Date of Patent: September 28, 2010
    Assignee: Analog Devices, Inc.
    Inventors: Robert J. McMorrow, Roxann Blanchard
  • Patent number: 7786798
    Abstract: An amplifier stage capable of delivering a peak limited voltage pulse with sharp transitions, at a desired width and duty cycle, and with high efficiency is disclosed. One disclosed embodiment relates to a circuit that includes a tuned class D amplifier that receives an input signal and generates a pulsed RF output signal in response to the input signal. The pulsed RF output signal has a greater power than that of the input signal.
    Type: Grant
    Filed: November 15, 2007
    Date of Patent: August 31, 2010
    Assignee: Star RF, Inc.
    Inventor: Robert J. McMorrow
  • Patent number: 7719356
    Abstract: An amplifier stage capable of delivering a peak limited voltage pulse with sharp transitions, at a desired width and duty cycle, and with high efficiency is disclosed. One disclosed embodiment relates to a circuit that includes a tuned class D amplifier that receives an input signal and generates a pulsed RF output signal in response to the input signal. The pulsed RF output signal has a greater power than that of the input signal.
    Type: Grant
    Filed: November 15, 2007
    Date of Patent: May 18, 2010
    Assignee: Star RF, Inc.
    Inventor: Robert J. McMorrow
  • Patent number: 7719141
    Abstract: Systems and methods for switching electronic signals are disclosed. The switching may be performed with a low loss and low peak voltages. The switching scheme is suitable for switching RF signals, for example, and may be used in devices such as wireless systems, terminals, and handsets. One exemplary embodiment is directed to a CMOS-implemented transmit/receive switching system. The system comprises one or more transmit ports, each coupled via a respective transmit path to an input/output port and one or more receive ports, each coupled via a respective receive path to the input/output port. Each receive path comprises a switching circuit comprising a transistor and an inductor in parallel with the transistor. The switching circuit is adapted to at least substantially isolate the respective receive port from the input/output port when the transistor is in an on state and operatively couple the respective receive port to the input/output port when the transistor is an off state.
    Type: Grant
    Filed: May 31, 2007
    Date of Patent: May 18, 2010
    Assignee: Star RF, Inc.
    Inventor: Robert J. McMorrow
  • Patent number: 7705674
    Abstract: Exemplary techniques for implementing an amplifier suitable for RF amplification, such as a tuned class DE amplifier, are disclosed. One disclosed embodiment of a circuit for amplifying an RF signal includes a push-pull amplifier comprising a push transistor and a pull transistor. A first driver amplifier drives the push transistor of the push-pull amplifier with a first RF signal. A second driver amplifier drives the pull transistor of the push-pull amplifier with a second RF signal different from the first RF signal.
    Type: Grant
    Filed: November 15, 2007
    Date of Patent: April 27, 2010
    Assignee: Star RF, Inc.
    Inventor: Robert J. McMorrow
  • Patent number: 7705675
    Abstract: Exemplary techniques for implementing an amplifier suitable for RF amplification, such as a tuned class DE amplifier, are disclosed. One disclosed embodiment of a circuit for amplifying an RF signal includes a push-pull amplifier comprising a push transistor and a pull transistor. A first driver amplifier drives the push transistor of the push-pull amplifier with a first RF signal. A second driver amplifier drives the pull transistor of the push-pull amplifier with a second RF signal different from the first RF signal.
    Type: Grant
    Filed: November 15, 2007
    Date of Patent: April 27, 2010
    Assignee: Star RF, Inc.
    Inventor: Robert J. McMorrow