Patents by Inventor Robert Kevin Montoye
Robert Kevin Montoye has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20080189519Abstract: There are provided methods and computer program products for implementing instruction set architectures with non-contiguous register file specifiers. A method for processing instruction code includes processing a fixed-width instruction of a fixed-width instruction set using a non-contiguous register specifier of a non-contiguous register specification. The fixed-width instruction includes the non-contiguous register specifier.Type: ApplicationFiled: April 3, 2008Publication date: August 7, 2008Inventors: Michael Karl Gschwind, Robert Kevin Montoye, Brett Olsson, John-David Wellman
-
Publication number: 20080163019Abstract: A method and system for scanning data from a specific latch in a matrix array of latches. The matrix array is made up of vertical selector lines and horizontal data lines. Each latch is coupled at an intersection of a selector line and a data line by a transistor. By turning on the transistor, the contents of the latch can be selectively read or written to.Type: ApplicationFiled: March 3, 2008Publication date: July 3, 2008Inventors: Andrew Kenneth Martin, Chandler Todd Mcdowell, Robert Kevin Montoye, Jun Sawada
-
Publication number: 20080144400Abstract: A method and system for scanning data from a specific latch in a matrix array of latches. The matrix array is made up of vertical selector lines and horizontal data lines. Each latch is coupled at an intersection of a selector line and a data line by a transistor. By turning on the transistor, the contents of the latch can be selectively read or written to.Type: ApplicationFiled: March 3, 2008Publication date: June 19, 2008Inventors: Andrew Kenneth Martin, Chandler Todd McDowell, Robert Kevin Montoye, Jun Sawada
-
Patent number: 7383480Abstract: A method and system for scanning data from a specific latch in a matrix array of latches. The matrix array is made up of vertical selector lines and horizontal data lines. Each latch is coupled at an intersection of a selector line and a data line by a transistor. By turning on the transistor, the contents of the latch can be selectively read or written to.Type: GrantFiled: July 22, 2004Date of Patent: June 3, 2008Assignee: International Business Machines CorporationInventors: Andrew Kenneth Martin, Chandler Todd McDowell, Robert Kevin Montoye, Jun Sawada
-
Publication number: 20080084777Abstract: An ultra high speed address decoder uses a combination of Domino logic circuits and LSDL logic circuits. N address hits are converted into N logic true address bits and N complementary address bits. A partial address decoder generates two bit groups using selected of the N logic true address bits and N complementary address bits in NOR logic structures such only two cascaded NFETS are used in a logic tree. The bit groups are partitioned to optimize the layout of the parallel bit lines in the address decoder.Type: ApplicationFiled: October 5, 2006Publication date: April 10, 2008Inventors: Robert Kevin Montoye, Yutaka Nakamura
-
Patent number: 7349288Abstract: An ultra high speed address decoder uses a combination of Domino logic circuits and LSDL logic circuits. N address bits are converted into N logic true address bits and N complementary address bits. A partial address decoder generates two bit groups using selected of the N logic true address bits and N complementary address bits in NOR logic structures such only two cascaded NFETS are used in a logic tree. The bit groups are partitioned to optimize the layout of the parallel bit lines in the address decoder.Type: GrantFiled: October 5, 2006Date of Patent: March 25, 2008Assignee: International Business Machines CorporationInventors: Robert Kevin Montoye, Yutaka Nakamura
-
Patent number: 7337202Abstract: A low-power shift-and-negate unit within a fused multiply-adder circuit is disclosed. The shift-and-negate unit includes a large shift stage, a coarse shift stage, a negate stage and a fine shift stage. The large shift stage receives a first set of shift signals and a group of data signals to generate a group of first intermediate signals. The coarse shift stage receives a second set of shift signals and the group of first intermediate signals to generate a group of second intermediate signals and their complement signals. The large shift stage and the coarse shift stage are executed within a first single processor cycle. The negate stage receives a complement decision signal and the group of second intermediate signals along with their complement signals to generate a group of third intermediate signals. Finally, the fine shift stage receives a third set of shift signals and the group of third intermediate signals to generate a group of output signals.Type: GrantFiled: December 24, 2003Date of Patent: February 26, 2008Assignee: International Business Machines CorporationInventors: Ramyanshu Datta, Robert Kevin Montoye
-
Patent number: 7290203Abstract: Apparatus for passively tracking expired data in a dynamic memory includes an error encoding circuit operative to receive an input data word and to generate an encoded data word which is stored in the dynamic memory. The apparatus further includes a decoding circuit operative to receive an encoded data word from the dynamic memory, to detect at least one or more unidirectional errors in the input data word read from the dynamic memory, and to generate an error signal when at least one error is detected, the error signal indicating that the input data word contains expired data. Control circuitry included in the apparatus is configured for initiating one or more actions in response to the error signal.Type: GrantFiled: October 29, 2004Date of Patent: October 30, 2007Assignee: International Business Machines CorporationInventors: Philip George Emma, Robert Kevin Montoye, William Robert Reohr
-
Patent number: 7282960Abstract: A dynamic logical circuit having a pre-charge element separately controlled by a voltage-asymmetric clock controlled provides increased noise immunity in dynamic digital circuits. By clocking the pre-charge element with a signal having a reduced swing in the voltage direction that turns off the pre-charge element, the pre-charge element provides a small current that prevents the dynamic summing node of a gate from erroneously evaluating due to noise, and eliminates the need for a keeper device. Providing the reduced-swing asymmetric clock as a separate signal prevents performance degradation in the rest of the circuit. Specifically, the foot devices in the dynamic portion of the circuit are controlled with the full swing clock so that evaluation is not compromised by noise or slowed. Foot and pull-up devices in any static portion of the circuit are also controlled with the full-swing clock so that switching speed and leakage immunity are not affected.Type: GrantFiled: June 28, 2005Date of Patent: October 16, 2007Assignee: International Business Machines CorporationInventors: Wendy Ann Belluomini, Robert Kevin Montoye, Aniket Mukul Saha
-
Patent number: 7106620Abstract: A memory cell for use in a memory array includes a storage element for storing a logical state of the memory cell, a write circuit and a read circuit. The write circuit is operative to selectively connect a first node of the storage element to at least a first write bit line in the memory array in response to a write signal for selectively writing the logical state of the memory cell. The read circuit includes a substantially high impedance input node connected to the storage element and an output node connectable to a read bit line of the memory array. The read circuit is configured to generate an output signal at the output node which is representative of the logical state of the storage element in response to a read signal applied to the read circuit. The memory cell is configured such that the write circuit is disabled during a read operation of the memory cell so as to substantially isolate the storage element from the first write bit line during the read operation.Type: GrantFiled: February 28, 2005Date of Patent: September 12, 2006Assignee: International Business Machines CorporationInventors: Leland Chang, Robert H. Dennard, Robert Kevin Montoye
-
Publication number: 20060146638Abstract: A memory cell for use in a memory array includes a storage element for storing a logical state of the memory cell, a write circuit and a read circuit. The write circuit is operative to selectively connect a first node of the storage element to at least a first write bit line in the memory array in response to a write signal for selectively writing the logical state of the memory cell. The read circuit includes a substantially high impedance input node connected to the storage element and an output node connectable to a read bit line of the memory array. The read circuit is configured to generate an output signal at the output node which is representative of the logical state of the storage element in response to a read signal applied to the read circuit. The memory cell is configured such that the write circuit is disabled during a read operation of the memory cell so as to substantially isolate the storage element from the first write bit line during the read operation.Type: ApplicationFiled: February 28, 2005Publication date: July 6, 2006Applicant: International Business Machines CorporationInventors: Leland Chang, Robert Dennard, Robert Kevin Montoye
-
Patent number: 7047468Abstract: A method and system for manipulating data in a state holding elements array. Process data is moved through the state holding elements array by a process controller. A separate scan controller scans data out of the state holding elements array by scanning data out of a group of cascaded latches where there are insufficient extra state holding elements in the group to enable normal scan. A multiplicity of local scan clocks are utilized to shift selected amounts of data only when a next state holding element in the group has been made available by clearing the contents of that next state holding element. In this way, any given latch, for the purpose of scan, is not a dedicated master or slave latch, but can act as either. This invention also addresses a circuit for the creation of the multiplicity of local clocks from a conventional LSSD clock source.Type: GrantFiled: September 25, 2003Date of Patent: May 16, 2006Assignee: International Business Machines CorporationInventors: Wendy Ann Belluomini, Andrew K. Martin, Chandler Todd McDowell, Robert Kevin Montoye
-
Patent number: 7014122Abstract: A method and apparatus for performing bit-aligned permute are disclosed. A select register, a pair of data registers and a target register are provided. The entries of the select register is preloaded with a set of bit indices. Each of the bit indices points to a desired bit location within the data registers. The byte information stored in the data registers are then copied to the target register according to the bit indices within the select register.Type: GrantFiled: December 24, 2003Date of Patent: March 21, 2006Assignee: International Business Machines CorporationInventors: Ramyanshu Datta, Robert Kevin Montoye
-
Patent number: 6891399Abstract: A clock pulse generator for generating at least two clocked pulse signals from a global clock signal is provided. The clock pulse generator includes at least one input for receiving a clock signal having a rising and a falling edge and a mechanism for selectably delaying a rising edge of a pulse signal synchronized to the falling edge of the clock signal. The clock pulse generator further includes a first selectable duration pulse synchronized to the rising edge of the clock signal and a second selectable duration pulse synchronized to the selectably delayed rising edge. The clock pulse generator also includes a glitch avoidance circuit to remove glitches in the clock signal before it is used.Type: GrantFiled: March 13, 2003Date of Patent: May 10, 2005Assignee: International Business Machines CorporationInventors: Hung Cai Ngo, Wendy Ann Belluomini, Robert Kevin Montoye
-
Publication number: 20040178838Abstract: A clock pulse generator for generating at least two clocked pulse signals from a global clock signal is provided. The clock pulse generator includes at least one input for receiving a clock signal having a rising and a falling edge and a mechanism for selectably delaying a rising edge of a pulse signal synchronized to the falling edge of the clock signal. The clock pulse generator further includes a first selectable duration pulse synchronized to the rising edge of the clock signal and a second selectable duration pulse synchronized to the selectably delayed rising edge. The clock pulse generator also includes a glitch avoidance circuit to remove glitches in the clock signal before it is used.Type: ApplicationFiled: March 13, 2003Publication date: September 16, 2004Applicant: International Business Machines CorporationInventors: Hung Cai Ngo, Wendy Ann Belluomini, Robert Kevin Montoye
-
Patent number: 6667555Abstract: A spacer-connector stud comprises a stacked array of glass epoxy laminates, each laminate having a copper layer laminated thereto. The top and bottom laminates of the stud include a spatial array of thermal contacts suitable as a footprint for C4 bump technology. A location is selected on a circuitized base card to accommodate the laminated stud. The stud has a thickness greater than twice the thickness of the components attached to the card. The thermal contacts on the stud, typically solderable, join to a wiring array on the card. A second multi-chip module card having attached and interconnected components on both sides of the second card is mechanically aligned with the based card and pressed against the contacts on the top layer of the stud to form an assembly. The assembly is heated causing the second card to become soldered to the contact footprint on the stud.Type: GrantFiled: November 21, 2002Date of Patent: December 23, 2003Assignee: International Business Machines CorporationInventors: David Leslie Cohn, Dennis Jay McBride, Robert Kevin Montoye
-
Patent number: 6650145Abstract: Circuits and systems for producing a static switching factor on the output lines of dynamic logic devices. A logic device having a dynamic portion and a static portion is implemented. In this way, an output logic state is maintained so long as the value of the Boolean operation being performed by the device does not change. Additionally, static logic elements may perform the inversions necessary to output both logic senses, mitigating the need to provide for dual-rail dynamic logic implementations. An asymmetric clock, permits a concomitant decrease in the size of the precharge transistors, thus ameliorating the area required by the logic element and, obviating a need for keeper device.Type: GrantFiled: April 4, 2002Date of Patent: November 18, 2003Assignee: International Business Machines CorporationInventors: Hung Cai Ngo, Wendy Ann Belluomini, Robert Kevin Montoye
-
Publication number: 20030189445Abstract: Circuits and systems for producing a static switching factor on the output lines of dynamic logic devices. A logic device having a dynamic portion and a static portion is implemented. In this way, an output logic state is maintained so long as the value of the Boolean operation being performed by the device does not change. Additionally, static logic elements may perform the inversions necessary to output both logic senses, mitigating the need to provide for dual-rail dynamic logic implementations. An asymmetric clock, permits a concomitant decrease in the size of the precharge transistors, thus ameliorating the area required by the logic element and, obviating a need for keeper device.Type: ApplicationFiled: April 4, 2002Publication date: October 9, 2003Applicant: International Business Machines CorporationInventors: Hung Cai Ngo, Wendy Ann Belluomini, Robert Kevin Montoye
-
Patent number: 6618506Abstract: A method and apparatus for compression and decompression of information, such as groups of computer program instructions, encodes (compresses) information comprising a plurality of units by receiving the information to be encoded, splitting the information into a plurality of subsets, each subset comprising a plurality of symbols, each symbol comprising at least a portion of a unit of information, and assigning a codeword to each symbol, for each subset. Preferably, the assignment is performed by determining the frequency of occurrence of each symbol, for each subset, and assigning a codeword to each symbol, based on the frequency of occurrence of each symbol, for each subset. In order to decode (decompress) encoded information, the information comprising a plurality of codewords, each codeword is decoded to form a symbol, each symbol is grouped into one of a plurality of subsets and the plurality of subsets is merged to form decoded information.Type: GrantFiled: September 23, 1997Date of Patent: September 9, 2003Assignee: International Business Machines CorporationInventors: Daniel Jonathan Auerbach, Timothy Michael Kemp, Robert Kevin Montoye, John Davis Palmer
-
Patent number: 6573758Abstract: In one aspect, circuitry for a digital logic function includes a first pair of input nodes for receiving respective first and second input signals, a second pair of input nodes for receiving respective complements of the first and second input signals, and an output node. The circuitry has a plurality of PFET-NFET pass gates. Such a pass gate has a first conducting electrode of the pass gate PFET connected to a first conducting electrode of the pass gate NFET, providing a first conducting node of the pass gate, and a second conducting electrode of the pass gate PFET connected to a second conducting electrode of the pass gate NFET, providing a second conducting node of the pass gate. The input nodes are connected to first conducting nodes of respective ones of the plurality of pass gates, and the second conducting nodes of the plurality of pass gates are connected to the circuitry output node.Type: GrantFiled: September 27, 2001Date of Patent: June 3, 2003Assignee: International Business Machines CorporationInventors: David William Boerstler, Juan Antonio Carballo, Robert Kevin Montoye