Patents by Inventor Robert M. Japp
Robert M. Japp has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20030042046Abstract: A substrate and a method of making the substrate is provided. The substrate includes a layer of metal with at least one through hole therein, the layer of metal having an adhesion promoting layer thereon. A layer of a partially cured low-loss polymer or polymer precursor is positioned on the adhesion promoting layer and a plurality of conductive circuit lines are positioned on a portion of the partially cured dielectric layer. The substrate can be used as a building block in the fabrication of a multilayered printed circuit board.Type: ApplicationFiled: July 16, 2002Publication date: March 6, 2003Applicant: International Business Machines CorporationInventors: Robert M. Japp, Voya R. Markovich, Konstantinos I. Papathomas
-
Publication number: 20030022013Abstract: The present invention provides a method of temporarily adhering a stack of sheets together to facilitate drilling a hole through the stack of sheets. The method includes using a temporary adhesive that prevents burring while drilling a hole through the stack.Type: ApplicationFiled: February 16, 2001Publication date: January 30, 2003Applicant: International Business Machines CorporationInventors: Robert M. Japp, Gregory A. Kevern, Francis S. Poch
-
Patent number: 6496356Abstract: A method of forming a capacitive core structure and of forming a circuitized printed wiring board from the core structure and the resulting structures are provided. The capacitive core structure is formed by providing a central conducting plane of a sheet of conductive material and forming at least one clearance hole in the central conducting plane. First and second external conducting planes are laminated to opposite sides of the ground plane with a film of dielectric material between each of the first and second external planes and the central conducting plane. At least one clearance hole is formed in each of the first and second external planes. A circuitized wiring board structure can be formed by laminating a capacitive core structure between two circuitized structures. The invention also relates to the structures formed by these methods.Type: GrantFiled: December 21, 2001Date of Patent: December 17, 2002Assignee: International Business Machines CorporationInventors: Robert M. Japp, John M. Lauffer, Konstantinos I. Papathomas
-
Publication number: 20020164468Abstract: A method and structure relating to multisegmented plated through holes. A substrate includes a dielectric layer sandwiched between a first laminate layer and a second laminate layer. A through hole is formed through the substrate. The through hole passes through nonplatable dielectric material within the dielectric layer. As a result, subsequent seeding and electroplating of the through hole results in a conductive metal plating forming at a wall of the through hole on a segment of the first laminate layer and on a segment of the second laminate layer, but not on the nonplatable dielectric material of the dielectric layer. Thus, the conductive metal plating is not continuous from the first laminate layer to the second laminate layer.Type: ApplicationFiled: June 19, 2002Publication date: November 7, 2002Inventors: Donald S. Farquhar, Robert M. Japp, John M. Lauffer, Konstantinos I. Papathomas
-
Patent number: 6459047Abstract: A substrate and a method of making the substrate is provided. The substrate includes a layer of metal with at least one through hole therein, the layer of metal having an adhesion promoting layer thereon. A layer of a partially cured low-loss polymer or polymer precursor is positioned on the adhesion promoting layer and a plurality of conductive circuit lines are positioned on a portion of the partially cured dielectric layer. The substrate can be used as a building block in the fabrication of a multilayered printed circuit board.Type: GrantFiled: September 5, 2001Date of Patent: October 1, 2002Assignee: International Business Machines CorporationInventors: Robert M. Japp, Voya R. Markovich, Konstantinos I. Papathomas
-
Patent number: 6429384Abstract: A structure that adhesively couples a chip to an organic chip carrier. The chip is attached to a top surface of the organic chip carrier by interfacing a solder bump between a C4 solder structure on the chip and a pad on a top surface of the chip carrier. The melting temperature of the solder bump is less than the melting temperature of the C4 solder structure. A block of ferrous material is on a top surface of the chip. A temporary or permanent stiffener of ferrous material is on the top surface of the chip carrier. A permanent magnet is coupled to a bottom surface of the chip carrier. Alternatively, an electromagnetic could be utilized instead of the electromagnet. Due to the permanent magnet or the electromagnet, a magnetic force on the stiffener is directed toward the magnet and substantially flattens the first surface of the chip carrier. Similarly, a magnetic force on the block is directed toward the magnet such that the electronic component and the chip carrier are held in alignment.Type: GrantFiled: June 7, 2000Date of Patent: August 6, 2002Assignee: International Business Machines CorporationInventors: Francis J. Downes, Jr., Robert M. Japp, Mark V. Pierson
-
Patent number: 6426470Abstract: A method and structure relating to multisegmented plated through holes. A substrate includes a dielectric layer sandwiched between a first laminate layer and a second laminate layer. A through hole is formed through the substrate. The through hole passes through nonplatable dielectric material within the dielectric layer. As a result, subsequent seeding and electroplating of the through hole results in a conductive metal plating forming at a wall of the through hole on a segment of the first laminate layer and on a segment of the second laminate layer, but not on the nonplatable dielectric material of the dielectric layer. Thus, the conductive metal plating is not continuous from the first laminate layer to the second laminate layer.Type: GrantFiled: January 17, 2001Date of Patent: July 30, 2002Assignee: International Business Machines CorporationInventors: Donald S. Farquhar, Robert M. Japp, John M. Lauffer, Konstantinos I. Papathomas
-
Publication number: 20020092677Abstract: A method and structure relating to multisegmented plated through holes. A substrate includes a dielectric layer sandwiched between a first laminate layer and a second laminate layer. A through hole is formed through the substrate. The through hole passes through nonplatable dielectric material within the dielectric layer. As a result, subsequent seeding and electroplating of the through hole results in a conductive metal plating forming at a wall of the through hole on a segment of the first laminate layer and on a segment of the second laminate layer, but not on the nonplatable dielectric material of the dielectric layer. Thus, the conductive metal plating is not continuous from the first laminate layer to the second laminate layer.Type: ApplicationFiled: January 17, 2001Publication date: July 18, 2002Inventors: Donald S. Farquhar, Robert M. Japp, John M. Lauffer, Konstantinos I. Papathomas
-
Publication number: 20020085364Abstract: An electronic package, and method of making the electronic package, is provided. The package includes a semiconductor chip and an multi-layered interconnect structure having a high density interconnect layer such as an allylated surface layer. The semiconductor chip includes a plurality of contact members on one of its surfaces that are connected to the multi-layered interconnect structure by a plurality of solder connections. The multi-layered interconnect structure is adapted for electrically interconnecting the semiconductor chip to a circuitized substrate (eg., circuit board) with another plurality of solder connections and includes a thermally conductive layer being comprised of a material having a selected thickness and coefficient of thermal expansion to substantially prevent failure of the solder connections between said first plurality of electrically conductive members and the semiconductor chip.Type: ApplicationFiled: February 5, 2002Publication date: July 4, 2002Inventors: Francis J. Downes, Donald S. Farquhar, Elizabeth Foster, Robert M. Japp, Gerald W. Jones, John S. Kresge, Robert D. Sebesta, David B. Stone, James R. Wilcox
-
Publication number: 20020080556Abstract: A method of forming a capacitive core structure and of forming a circuitized printed wiring board from the core structure and the resulting structures are provided. The capacitive core structure is formed by providing a central conducting plane of a sheet of conductive material and forming at least one clearance hole in the central conducting plane. First and second external conducting planes are laminated to opposite sides of the ground plane with a film of dielectric material between each of the first and second external planes and the central conducting plane. At least one clearance hole is formed in each of the first and second external planes. A circuitized wiring board structure can be formed by laminating a capacitive core structure between two circuitized structures. The invention also relates to the structures formed by these methods.Type: ApplicationFiled: December 21, 2001Publication date: June 27, 2002Applicant: International Business Machines Corporation, Armonk, New YorkInventors: Robert M. Japp, John M. Lauffer, Konstantinos I. Papathomas
-
Patent number: 6399896Abstract: Reliability of circuit packaging while accommodating larger chips and increased temperature excursions is achieved by use of compliant pads only at the locations of connections between packaging levels, preferably between a laminated chip carrier and a printed circuit board. The invention allows the coefficient of thermal expansion of the chip carrier to be economically well-matched to the CTE of the chip and accommodation of significant differences in CTEs of package materials to be accommodated at a single packaging level. The compliant pads are preferably of low aspect ratio which are not significantly deflected by accelerations and can be formed on a surface or recessed into it. Connections can be made through surface connections and/or plated through holes. Connection enhancements such as solder wettable surfaces or dendritic textures are provided in a conductive metal or alloy layer over a compliant rubber or elastomer layer which may be conductive or non-conductive.Type: GrantFiled: March 15, 2000Date of Patent: June 4, 2002Assignee: International Business Machines CorporationInventors: Frank J. Downes, Jr., Donald S. Farquhar, Robert M. Japp, William J. Rudik
-
Publication number: 20020050402Abstract: Conductive materials that have low coefficients of thermal expansion (CTEs) and that are used for power and ground planes are disclosed. Fibrous materials (such as carbon, graphite, glass, quartz, polyethylene, and liquid crystal polymer fibers) with low CTEs are metallized to provide a resultant conductive material with a low CTE. Such fibers may be metallized in their individual state and then formed into a fabric, or these materials may be formed into a fabric and then metallized or a combination of both metallizations may be used. In addition, a graphite or carbon sheet may be metallized on one or both sides to provide a material that has a low CTE and high conductivity. These metallized, low CTE power and ground planes may be laminated with other planes/cores into a composite, or laminated into a core which is then laminated with other planes/cores into a composite. The resultant composite may be used for printed circuit boards (PCBs) or PCBs used as laminate chip carriers.Type: ApplicationFiled: December 7, 2001Publication date: May 2, 2002Inventors: Robert M. Japp, Mark D. Poliks
-
Patent number: 6373717Abstract: An electronic package, and method of making the electronic package, is provided. The package includes a semiconductor chip and an multi-layered interconnect structure having a high density interconnect layer such as an allylated surface layer. The semiconductor chip includes a plurality of contact members on one of its surfaces that are connected to the multi-layered interconnect structure by a plurality of solder connections. The multi-layered interconnect structure is adapted for electrically interconnecting the semiconductor chip to a circuitized substrate (eg., circuit board) with another plurality of solder connections and includes a thermally conductive layer being comprised of a material having a selected thickness and coefficient of thermal expansion to substantially prevent failure of the solder connections between said first plurality of electrically conductive members and the semiconductor chip.Type: GrantFiled: March 31, 2000Date of Patent: April 16, 2002Assignee: International Business Machines CorporationInventors: Francis J. Downes, Jr., Donald S. Farquhar, Elizabeth Foster, Robert M. Japp, Gerald W. Jones, John S. Kresge, Robert D. Sebesta, David B. Stone, James R. Wilcox
-
Patent number: 6355364Abstract: Processes for preparing copper-INVAR-copper (CIC) for use in making chip packaging and the CIC created. One process comprises annealing a CIC section at a temperature in a range of 1475° F. to 1625° F. for a time in a range of 40 to 120 seconds. Another process includes heat treating a CIC section at a temperature in a range of 1275° F. to 1425° F. for a time in a range of 40 to 120 seconds. The above processes can be combined. The CIC section created exhibits unique electrical, physical, and mechanical properties.Type: GrantFiled: June 29, 1999Date of Patent: March 12, 2002Assignee: International Business Machines CorporationInventors: Robert M. Japp, Lisa J. Jimarez, Bonnie S. McClure
-
Patent number: 6343001Abstract: A method of forming a capacitive core structure and of forming a circuitized printed wiring board from the core structure and the resulting structures are provided. The capacitive core structure is formed by providing a central conducting plane of a sheet of conductive material and forming at least one clearance hole in the central conducting plane. First and second external conducting planes are laminated to opposite sides of the ground plane with a film of dielectric material between each of the first and second external planes and the central conducting plane. At least one clearance hole is formed in each of the first and second external planes. A circuitized wiring board structure can be formed by laminating a capacitive core structure between two circuitized structures. The invention also relates to the structures formed by these methods.Type: GrantFiled: September 5, 2000Date of Patent: January 29, 2002Assignee: International Business Machines CorporationInventors: Robert M. Japp, John M. Lauffer, Konstantinos I. Papathomas
-
Patent number: 6329603Abstract: Conductive materials that have low coefficients of thermal expansion (CTEs) and that are used for power and ground planes are disclosed. Fibrous materials (such as carbon, graphite, glass, quartz, polyethylene, and liquid crystal polymer fibers) with low CTEs are metallized to provide a resultant conductive material with a low CTE. Such fibers may be metallized in their individual state and then formed into a fabric, or these materials may be formed into a fabric and then metallized or a combination of both metallizations may be used. In addition, a graphite or carbon sheet may be metallized on one or both sides to provide a material that has a low CTE and high conductivity. These metallized, low CTE power and ground planes may be laminated with other planes/cores into a composite, or laminated into a core which is then laminated with other planes/cores into a composite. The resultant composite may be used for printed circuit boards (PCBs) or PCBs used as laminate chip carriers.Type: GrantFiled: April 7, 1999Date of Patent: December 11, 2001Assignee: International Business Machines CorporationInventors: Robert M. Japp, Mark D. Poliks
-
Patent number: 6207595Abstract: A fabric material and method of its manufacture suitable for use in electronic packages including chip carriers. High insulation resistance is exhibited when subjected to high temperatures and humidity stress conditions.Type: GrantFiled: March 2, 1998Date of Patent: March 27, 2001Assignee: International Business Machines CorporationInventors: Bernd K. Appelt, Lawrence R. Blumberg, William T. Fotorny, Ross D. Havens, Robert M. Japp, Kostas Papathomas, Jan Obrzut, Mark D. Poliks, Amarjit S. Rai
-
Patent number: 6142361Abstract: A method, and associated structure, for adhesively coupling a chip to an organic chip carrier. The chip is attached to a top surface of the organic chip carrier by interfacing a solder bump between a C4 solder structure on the chip and a pad on a top surface of the chip carrier. The melting temperature of the solder bump is less than the melting temperature of the C4 solder structure. A block of ferrous material is placed on a top surface of the chip. A temporary or permanent stiffener of ferrous material is placed on the top surface of the chip carrier. A permanent magnet is coupled to a bottom surface of the chip carrier. Alternatively, an electromagnetic could be utilized instead of the electromagnet. Due to the permanent magnet or the electromagnet, a magnetic force on the stiffener is directed toward the magnet and substantially flattens the first surface of the chip carrier.Type: GrantFiled: December 9, 1999Date of Patent: November 7, 2000Assignee: International Business Machines CorporationInventors: Francis J. Downes, Jr., Robert M. Japp, Mark V. Pierson
-
Patent number: 6073344Abstract: A method for generating multiple conductor segments within a plated through hole of a printed circuit board. The method utilizes laser light to define the segmented surfaces bounding a hole in a circuit board. Two embodiments of this method are a subtractive process and an additive process. The subtractive process starts with a plated through hole and uses a laser to removes vertical strips of the PTH conductive lining to form the multiple conductive segments. The additive process applies a seeding material to a bare hole in a circuit board, removes vertical strips of the seeding material via laser scanning, and applies an electrically conductive material to the seeded surfaces to form the multiple conductive segments.Type: GrantFiled: January 28, 1999Date of Patent: June 13, 2000Assignee: International Business Machines CorporationInventors: Robert M. Japp, John S. Kresge
-
Patent number: 5824157Abstract: The invention involves a fluid treatment device to solution or melt impregnate a resin or polymer or any combination thereof into a reinforcement which can be utilized to fabricate composite materials for laminates, circuit boards, structural/aerospace materials, automotive components, etc. The invention offers significant advantages and benefits over existing methods and equipment and allows the impregnation process to be performed at lower cost and higher efficiency with increased environmental safety.Type: GrantFiled: September 6, 1995Date of Patent: October 20, 1998Assignee: International Business Machines CorporationInventors: Elizabeth F. Foster, Jeffrey C. Hedrick, Robert M. Japp, Konstantinos Papathomas, Stephen L. Tisdale, Alfred Viehbeck